NCP1612A, NCP1612B, NCP1612A1, NCP1612A2, NCP1612A3, NCP1612B2

Enhanced, High-Efficiency Power Factor Controller

The NCP1612 is designed to drive PFC boost stages based on an innovative Current Controlled Frequency Fold-back (CCFF) method. In this mode, the circuit classically operates in Critical conduction Mode (CrM) when the inductor current exceeds a programmable value. When the current is below this preset level, the NCP1612 linearly decays the frequency down to about 20 kHz when the current is null. CCFF maximizes the efficiency at both nominal and light load. In particular, the stand-by losses are reduced to a minimum.

Like in FCCrM controllers, an internal circuitry allows near-unity power factor even when the switching frequency is reduced. Housed in a SO–10 package, the circuit also incorporates the features necessary for robust and compact PFC stages, with few external components.

General Features
• Near-unity Power Factor
• Critical Conduction Mode (CrM)
• Current Controlled Frequency Fold-back (CCFF): Low Frequency Operation is Forced at Low Current Levels
• On-time Modulation to Maintain a Proper Current Shaping in CCFF Mode
• Skip Mode Near the Line Zero Crossing
• Fast Line/Load Transient Compensation (Dynamic Response Enhancer)
• Valley Turn On
• High Drive Capability: ~500 mA/+800 mA
• \( V_{CC} \) Range: from 9.5 V to 35 V
• Low Start-up Consumption
• Six Versions: NCP1612A, B, A1, A2, A3 and B2 (see Table 1)
• Line Range Detection
• pfcOK Signal
• This is a Pb-Free Device

Safety Features
• Separate Pin for Fast Over-voltage Protection (FOVP) for Redundancy
• Soft Over-voltage Protection
• Brown-out Detection
• Soft-start for Smooth Start-up Operation (A, A1, A2 and A3 Versions)
• Over Current Limitation
• Disable Protection if the Feedback is Not Connected
• Thermal Shutdown
• Latched Off Capability
• Low Duty-cycle Operation if the Bypass Diode is shorted
• Open Ground Pin Fault Monitoring
• Saturated Inductor Protection
• Detailed Safety Testing Analysis (Refer to Application Note AND9079/D)

Typical Applications
• PC Power Supplies
• All Off Line Appliances Requiring Power Factor Correction

ON Semiconductor®

www.onsemi.com

SOIC–10
CASE 751BQ

MARKING DIAGRAM

1612x = Specific Device Code
\( x = A, A1, A2, A3, B \) or B2
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
* = Pb-Free Package

PIN CONNECTIONS

ORDERING INFORMATION
See detailed ordering and shipping information on page 30 of this data sheet.
Table 1. FIVE NCP1612 VERSIONS

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Typical UVLO Hysteresis</th>
<th>Condition for BUV Tripping (typical threshold)</th>
<th>Maximum Dead-time (typical value)</th>
<th>Condition for Latching-off (typical threshold)</th>
<th>UVP2 if $V_{FOVP} &lt; V_{UVP2}$</th>
<th>Dynamic Response Enhancer (DRE)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP1612A</td>
<td>1.5 V</td>
<td>$V_{FOVP} &lt; 76% \cdot V_{REF}$</td>
<td>48.5 $\mu$s</td>
<td>$V_{pfcOK} &gt; 7.5$ V</td>
<td>YES</td>
<td>Disabled until pfcOK turns high</td>
</tr>
<tr>
<td>NCP1612A1</td>
<td>1.5 V</td>
<td>$V_{FOVP} &lt; 40% \cdot V_{REF}$</td>
<td>48.5 $\mu$s</td>
<td>$V_{pfcOK} &gt; 7.5$ V</td>
<td>YES</td>
<td>Disabled until pfcOK turns high</td>
</tr>
<tr>
<td>NCP1612A2</td>
<td>1.5 V</td>
<td>$V_{FB} &lt; 76% \cdot V_{REF}$</td>
<td>48.5 $\mu$s</td>
<td>$V_{FOVP} &gt; 107% \cdot V_{REF}$</td>
<td>NO</td>
<td>Disabled until pfcOK turns high</td>
</tr>
<tr>
<td>NCP1612A3</td>
<td>1.5 V</td>
<td>$V_{FOVP} &lt; 40% \cdot V_{REF}$</td>
<td>41.5 $\mu$s</td>
<td>$V_{pfcOK} &gt; 7.5$ V</td>
<td>YES</td>
<td>Disabled until pfcOK turns high</td>
</tr>
<tr>
<td>NCP1612B</td>
<td>8.0 V</td>
<td>$V_{FOVP} &lt; 76% \cdot V_{REF}$</td>
<td>48.5 $\mu$s</td>
<td>$V_{pfcOK} &gt; 7.5$ V</td>
<td>YES</td>
<td>Enabled as soon as the circuit turns on to speed-up the startup phase</td>
</tr>
<tr>
<td>NCP1612B2*</td>
<td>8.0 V</td>
<td>$V_{FB} &lt; 76% \cdot V_{REF}$</td>
<td>48.5 $\mu$s</td>
<td>$V_{FOVP} &gt; 107% \cdot V_{REF}$</td>
<td>NO</td>
<td>Enabled as soon as the circuit turns on to speed-up the startup phase</td>
</tr>
</tbody>
</table>

*Please contact local sales representative for availability

Recommended Applications:
- The NCP1612B and NCP1612B2 large UVLO hysteresis (6 V minimum) avoids the need for large $V_{CC}$ capacitors and help shorten the start-up time without the need for too dissipative start-up elements in self-powered PFC applications (where high-impedance start-up resistors are generally implemented to pre-charge the $V_{CC}$ capacitor).
- The A, A1, A2 and A3 versions are preferred in applications where the circuit is fed by an external power source (from an auxiliary power supply or from a downstream converter). Its maximum start-up level (11.25 V) is set low enough so that the circuit can be powered from a 12-V voltage rail.
- A2 and B2 versions are to be preferred when a signal other than a portion of the output voltage is applied to the FOVP pin (e.g., a voltage representative of the output voltage provided by an auxiliary winding) and/or if the pfcOK pin voltage must be able to rise up to the $V_{CC}$ level without latching the part. Note that with the A2 and B2 versions, the fast OVP protection latches-off the circuit when triggered.
Table 2. MAXIMUM RATINGS (Note 1)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin</th>
<th>Rating</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>9</td>
<td>Power Supply Input</td>
<td>−0.3, +35</td>
<td>V</td>
</tr>
<tr>
<td>FOVP</td>
<td>1</td>
<td>FOVP Pin</td>
<td>−0.3, +10</td>
<td>V</td>
</tr>
<tr>
<td>Feedback</td>
<td>2</td>
<td>Feedback Pin</td>
<td>−0.3, +10</td>
<td>V</td>
</tr>
<tr>
<td>VCONTROL</td>
<td>3</td>
<td>VCONTROL Pin (Note 2)</td>
<td>−0.3, VCONTROLMAX</td>
<td>V</td>
</tr>
<tr>
<td>Vsense</td>
<td>4</td>
<td>Vsense Pin (Note 3)</td>
<td>−0.3, +10</td>
<td>V</td>
</tr>
<tr>
<td>FFcontrol</td>
<td>5</td>
<td>FFcontrol Pin</td>
<td>−0.3, +10</td>
<td>V</td>
</tr>
<tr>
<td>CS/ZCD</td>
<td>6</td>
<td>Input Voltage (Note 4)</td>
<td>−0.3, +35</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Current Injected to Pin 4 (Note 5)</td>
<td>+5</td>
<td>mA</td>
</tr>
<tr>
<td>DRV</td>
<td>8</td>
<td>Driver Voltage (Note 2)</td>
<td>−0.3, VDRV</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Driver Current</td>
<td>−500, +800</td>
<td>mA</td>
</tr>
<tr>
<td>pfcOK</td>
<td>10</td>
<td>pfcOK Pin</td>
<td>−0.3, VCC</td>
<td>V</td>
</tr>
<tr>
<td>PD</td>
<td></td>
<td>Power Dissipation and Thermal Characteristics</td>
<td>550</td>
<td>mW</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Maximum Power Dissipation @ TA = 70°C</td>
<td>145</td>
<td>°C/W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Thermal Resistance Junction-to-Air</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TJ</td>
<td></td>
<td>Operating Junction Temperature</td>
<td>−40 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>Tjmax</td>
<td></td>
<td>Maximum Junction Temperature</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Tsmax</td>
<td></td>
<td>Storage Temperature Range</td>
<td>−65 to 150</td>
<td>°C</td>
</tr>
<tr>
<td>Tlmax</td>
<td></td>
<td>Lead Temperature (Soldering, 10s)</td>
<td>300</td>
<td>°C</td>
</tr>
<tr>
<td>MSL</td>
<td></td>
<td>Moisture Sensitivity Level</td>
<td>1</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ESD Capability, Human Body Model (Note 6)</td>
<td>&gt; 2000</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ESD Capability, Machine Model (Note 6)</td>
<td>&gt; 200</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ESD Capability, Charged Device Model (Note 6)</td>
<td>1000</td>
<td>V</td>
</tr>
</tbody>
</table>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.
2. “VCONTROLMAX” is the pin3 clamp voltage and “VDRV” is the DRV clamp voltage (VDRVhigh). If VCC is below VDRVhigh, “VDRV” is VCC.
3. Recommended maximum Vsense voltage for optimal operation is 4.5 V.
4. The recommended maximum voltage not to exceed remains −0.3 V but Figure 2 short negative spike on the CS/ZCD pin is typically acceptable. However, it implies the full characterization of the circuit embedding the NCP1612, including at maximum temperature conditions, during which no erratic operation is observed. If otherwise noted, we recommend to clamp the negative voltage on the CS/ZCD pin to avoid carrier injection within the die.
5. Maximum CS/ZCD current that can be injected into pin6 (see Figure 3).
6. This device(s) contains ESD protection and exceeds the following tests:
   Human Body Model 2000 V per JEDEC Standard JESD22−A114E
   Machine Model Method 200 V per JEDEC Standard JESD22−A115−A
   Charged Device Model Method 1000 V per JEDEC Standard JESD22−C101E

![Figure 2](https://www.onsemi.com)
Table 3. TYPICAL ELECTRICAL CHARACTERISTICS
(Conditions: \( V_{CC} = 15 \) V, \( T_J \) from \(-40^\circ\)C to \( +125^\circ\)C, unless otherwise specified)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>START-UP AND SUPPLY CIRCUIT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{CC(on)} )</td>
<td>Start-up Threshold, ( V_{CC} ) increasing: A, A1, A2 and A3 versions B and B2 versions</td>
<td>9.75</td>
<td>10.50</td>
<td>11.25</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( V_{CC(off)} ) Minimum Operating Voltage, ( V_{CC} ) falling</td>
<td>8.5</td>
<td>9.0</td>
<td>9.5</td>
<td>V</td>
</tr>
<tr>
<td>( V_{CC(HYST)} )</td>
<td>Hysteresis (( V_{CC(on)} ) − ( V_{CC(off)} )) A, A1, A2 and A3 versions B and B2 versions</td>
<td>0.75</td>
<td>1.50</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( V_{CC(reset)} ) VCC level below which the circuit resets</td>
<td>2.5</td>
<td>4.0</td>
<td>6.0</td>
<td>V</td>
</tr>
<tr>
<td>( I_C(C_{start}) )</td>
<td>Start-up Current, ( V_{CC} = 9.4 ) V</td>
<td>–</td>
<td>–</td>
<td>20</td>
<td>50</td>
</tr>
<tr>
<td>( I_C(op1) )</td>
<td>Operating Consumption, no switching (( V_{SENSE} ) pin being grounded)</td>
<td>–</td>
<td>–</td>
<td>0.5</td>
<td>1.0</td>
</tr>
<tr>
<td>( I_C(op2) )</td>
<td>Operating Consumption, 50 kHz switching, no load on DRV pin</td>
<td>–</td>
<td>–</td>
<td>2.0</td>
<td>3.0</td>
</tr>
<tr>
<td><strong>CURRENT CONTROLLED FREQUENCY FOLD-BACK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{DT1} )</td>
<td>Dead-time, ( V_{FFcontrol} = 2.60 ) V (Note 7)</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( T_{DT2} )</td>
<td>Dead-time, ( V_{FFcontrol} = 1.75 ) V</td>
<td>14</td>
<td>18</td>
<td>22</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( T_{DT3} )</td>
<td>Dead-time, ( V_{FFcontrol} = 1.00 ) V</td>
<td>32</td>
<td>38</td>
<td>44</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( T_{DT4} )</td>
<td>Dead-time, ( V_{FFcontrol} = V_{SKIP_L} + 30 ) mV (NCP1612A3 Only) @ ( 25^\circ)C Over the Temperature Range</td>
<td>34.0</td>
<td>41.5</td>
<td>45.0</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( I_{DT1} )</td>
<td>FFcontrol Pin current, ( V_{sense} = 1.4 ) V and ( V_{control} ) maximum</td>
<td>180</td>
<td>200</td>
<td>220</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( I_{DT2} )</td>
<td>FFcontrol Pin current, ( V_{sense} = 2.8 ) V and ( V_{control} ) maximum</td>
<td>110</td>
<td>135</td>
<td>160</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( V_{SKIP-H} )</td>
<td>FFcontrol pin Skip Level, ( V_{FFcontrol} ) rising All Versions Except NCP1612A3 NCP1612A3</td>
<td>–</td>
<td>0.75</td>
<td>0.85</td>
<td>V</td>
</tr>
<tr>
<td>( V_{SKIP-L} )</td>
<td>FFcontrol pin Skip Level, ( V_{FFcontrol} ) falling All Versions Except NCP1612A3 NCP1612A3</td>
<td>0.55</td>
<td>0.65</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>( H_{SKIP-L} )</td>
<td>FFcontrol pin Skip Hysteresis</td>
<td>50</td>
<td>–</td>
<td>–</td>
<td>mV</td>
</tr>
<tr>
<td><strong>GATE DRIVE (Note 8)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_R )</td>
<td>Output voltage rise-time ( \Delta Q ) = 1 nF, 10–90% of output signal</td>
<td>–</td>
<td>30</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>( T_F )</td>
<td>Output voltage fall-time ( \Delta Q ) = 1 nF, 10–90% of output signal</td>
<td>–</td>
<td>20</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>( R_{OH} )</td>
<td>Source resistance</td>
<td>–</td>
<td>10</td>
<td>–</td>
<td>( \Omega )</td>
</tr>
<tr>
<td>( R_{OL} )</td>
<td>Sink resistance</td>
<td>–</td>
<td>7.0</td>
<td>–</td>
<td>( \Omega )</td>
</tr>
<tr>
<td>( I_{SOURCE} )</td>
<td>Peak source current, ( V_{DRV} = 0 ) V (guaranteed by design)</td>
<td>–</td>
<td>500</td>
<td>–</td>
<td>mA</td>
</tr>
<tr>
<td>( I_{SINK} )</td>
<td>Peak sink current, ( V_{DRV} = 12 ) V (guaranteed by design)</td>
<td>–</td>
<td>800</td>
<td>–</td>
<td>mA</td>
</tr>
<tr>
<td>( V_{DRV(low)} )</td>
<td>DRV pin level at ( V_{CC} ) close to ( V_{CC(off)} ) with a 10 k( \Omega ) resistor to GND</td>
<td>8.0</td>
<td>–</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>( V_{DRV(high)} )</td>
<td>DRV pin level at ( V_{CC} = 35 ) V (( R_L = 33 ) k( \Omega ), ( C_L = 220 ) pF)</td>
<td>10</td>
<td>12</td>
<td>14</td>
<td>V</td>
</tr>
</tbody>
</table>
Table 3. TYPICAL ELECTRICAL CHARACTERISTICS (continued)
(Conditions: $V_{CC} = 15$ V, $T_J$ from $-40^\circ$C to $+125^\circ$C, unless otherwise specified)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{REF}$</td>
<td>Feedback Voltage Reference: @ 25$^\circ$C Over the temperature range</td>
<td>2.44</td>
<td>2.50</td>
<td>2.54</td>
<td>V</td>
</tr>
<tr>
<td>$I_{EA}$</td>
<td>Error Amplifier Current Capability</td>
<td>–</td>
<td>±20</td>
<td>–</td>
<td>µA</td>
</tr>
<tr>
<td>$G_{EA}$</td>
<td>Error Amplifier Gain</td>
<td>110</td>
<td>220</td>
<td>290</td>
<td>µS</td>
</tr>
<tr>
<td>$V_{CONTROL}$</td>
<td>$V_{CONTROL}$ Pin Voltage: – @ $V_{FB} = 2$ V – @ $V_{FB} = 3$ V</td>
<td>–</td>
<td>4.5</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OUT}/V_{REF}$</td>
<td>Ratio ($V_{OUT}$ Low Detect Threshold/$V_{REF}$) (guaranteed by design)</td>
<td>95.0</td>
<td>95.5</td>
<td>96.0</td>
<td>%</td>
</tr>
<tr>
<td>$H_{OUT}/V_{REF}$</td>
<td>Ratio ($V_{OUT}$ Low Detect Hysteresis/$V_{REF}$) (guaranteed by design)</td>
<td>–</td>
<td>–</td>
<td>0.5</td>
<td>%</td>
</tr>
<tr>
<td>$I_{BOOST}$</td>
<td>$V_{CONTROL}$ Pin Source Current when ($V_{OUT}$ Low Detect) is activated</td>
<td>180</td>
<td>220</td>
<td>250</td>
<td>µA</td>
</tr>
</tbody>
</table>

CURRENT SENSE AND ZERO CURRENT DETECTION BLOCKS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CS(th)}$</td>
<td>Current Sense Voltage Reference</td>
<td>450</td>
<td>500</td>
<td>550</td>
<td>mV</td>
</tr>
<tr>
<td>$T_{LEB,OCP}$</td>
<td>Over-current Protection Leading Edge Blanking Time (guaranteed by design)</td>
<td>100</td>
<td>200</td>
<td>350</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{LEB,OV}$</td>
<td>“OverStress” Leading Edge Blanking Time (guaranteed by design)</td>
<td>50</td>
<td>100</td>
<td>170</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{OCP}$</td>
<td>Over-current Protection Delay from $V_{CS/ZCD} &gt; V_{CS(th)}$ to DRV low (d$V_{CS/ZCD}$ / dt = 10 V/µs)</td>
<td>–</td>
<td>40</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>$V_{ZCD(th)H}$</td>
<td>Zero Current Detection, $V_{CS/ZCD}$ rising</td>
<td>675</td>
<td>750</td>
<td>825</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ZCD(th)L}$</td>
<td>Zero Current Detection, $V_{CS/ZCD}$ falling</td>
<td>200</td>
<td>250</td>
<td>300</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ZCD(hyst)}$</td>
<td>Hysteresis of the Zero Current Detection Comparator</td>
<td>375</td>
<td>500</td>
<td>–</td>
<td>mV</td>
</tr>
<tr>
<td>$R_{ZCD/CS}$</td>
<td>$V_{ZCD(th)H}$ over $V_{CS(th)}$ Ratio</td>
<td>1.4</td>
<td>1.5</td>
<td>1.6</td>
<td>–</td>
</tr>
<tr>
<td>$V_{CL(pos)}$</td>
<td>CS/ZCD Positive Clamp @ $V_{CS/ZCD} = 5$ mA</td>
<td>–</td>
<td>15.6</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>$I_{ZCD(bias)}$</td>
<td>Current Sourced by the CS/ZCD Pin, $V_{CS/ZCD} = V_{ZCD(th)H}$</td>
<td>0.5</td>
<td>–</td>
<td>2.0</td>
<td>µA</td>
</tr>
<tr>
<td>$I_{ZCD(bias)}$</td>
<td>Current Sourced by the CS/ZCD Pin, $V_{CS/ZCD} = V_{ZCD(th)L}$</td>
<td>0.5</td>
<td>–</td>
<td>2.0</td>
<td>µA</td>
</tr>
<tr>
<td>$T_{ZCD}$</td>
<td>($V_{CS/ZCD} &lt; V_{ZCD(th)H}$) to (DRV high)</td>
<td>–</td>
<td>60</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{SYNC}$</td>
<td>Minimum ZCD Pulse Width</td>
<td>–</td>
<td>110</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{WDG}$</td>
<td>Watch Dog Timer</td>
<td>80</td>
<td>200</td>
<td>320</td>
<td>µs</td>
</tr>
<tr>
<td>$T_{WDG(CS)}$</td>
<td>Watch Dog Timer in “Overstress” Situation</td>
<td>400</td>
<td>800</td>
<td>1200</td>
<td>µs</td>
</tr>
<tr>
<td>$T_{TMO}$</td>
<td>Time-out Timer</td>
<td>20</td>
<td>30</td>
<td>50</td>
<td>µs</td>
</tr>
<tr>
<td>$I_{ZCD(end)}$</td>
<td>Source Current for CS/ZCD pin impedance Testing</td>
<td>–</td>
<td>250</td>
<td>–</td>
<td>µA</td>
</tr>
</tbody>
</table>

STATIC OVP

| Symbol | Duty Cycle, $V_{FB} = 3$ V, $V_{control}$ pin open | – | – | 0 | % |

ON-TIME CONTROL

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Maximum On Time, $V_{sense} = 1.4$ V and $V_{control}$ maximum (CrM)</th>
<th>22.0</th>
<th>25.0</th>
<th>29.0</th>
<th>µs</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{ON(L1)}$</td>
<td>On Time, $V_{sense} = 1.4$ V and $V_{control} = 2.5$ V (CrM)</td>
<td>10.5</td>
<td>12.5</td>
<td>14.0</td>
<td>µs</td>
</tr>
<tr>
<td>$T_{ON(HL)}$</td>
<td>Maximum On Time, $V_{sense} = 2.8$ V and $V_{control}$ maximum (CrM)</td>
<td>7.3</td>
<td>8.5</td>
<td>9.6</td>
<td>µs</td>
</tr>
<tr>
<td>$T_{ON(L1/2)}$</td>
<td>Minimum On Time, $V_{sense} = 1.4$ V (not tested, guaranteed by characterization)</td>
<td>–</td>
<td>–</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{ON(HL/2)}$</td>
<td>Minimum On Time, $V_{sense} = 2.8$ V (not tested, guaranteed by characterization)</td>
<td>–</td>
<td>–</td>
<td>100</td>
<td>ns</td>
</tr>
</tbody>
</table>

FEED-BACK OVER AND UNDER-VOLTAGE PROTECTION (SOFT OVP AND UVP)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Ratio (soft OVP Threshold, $V_{FB}$ rising) over $V_{REF}$ ($V_{SOFTOVP}/V_{REF}$) (guaranteed by design)</th>
<th>104</th>
<th>105</th>
<th>106</th>
<th>%</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{SOFTOVP}$</td>
<td>Ratio (Soft OVP Hysteresis) over $V_{REF}$ (guaranteed by design)</td>
<td>1.5</td>
<td>2.0</td>
<td>2.5</td>
<td>%</td>
</tr>
<tr>
<td>$R_{UVP}$</td>
<td>Ratio (UVP Threshold, $V_{FB}$ rising) over $V_{REF}$ ($V_{UVP}/V_{REF}$) (guaranteed by design)</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>%</td>
</tr>
<tr>
<td>$R_{UVP(HYST)}$</td>
<td>Ratio (UVP Hysteresis) over $V_{REF}$ (guaranteed by design)</td>
<td>–</td>
<td>–</td>
<td>1</td>
<td>%</td>
</tr>
<tr>
<td>$I_{FB}$</td>
<td>FB Pin Bias Current @ $V_{FB} = V_{SOFTOVP}$ and $V_{FB} = V_{UVP}$</td>
<td>50</td>
<td>200</td>
<td>450</td>
<td>nA</td>
</tr>
</tbody>
</table>
### Table 3. TYPICAL ELECTRICAL CHARACTERISTICS (continued)

(Conditions: \( V_{CC} = 15 \, V \), \( T_J \) from \(-40° \, C \) to \(+125° \, C \), unless otherwise specified)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FAST OVER VOLTAGE PROTECTION AND BULK UNDER-VOLTAGE PROTECTION (FAST OVP AND BUV)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{fastOVP} )</td>
<td>Fast OVP Threshold, ( V_{FOVP} ) rising</td>
<td>2.560</td>
<td>2.675</td>
<td>2.750</td>
<td>V</td>
</tr>
<tr>
<td>( R_{fastOVP1} )</td>
<td>Ratio (Fast OVP Threshold, ( V_{FOVP} ) rising) over (soft OVP Threshold, ( V_{FB} ) rising) (( V_{fastOVP}/V_{softOVP} )) (guaranteed by design)</td>
<td>101.5</td>
<td>102.0</td>
<td>102.5</td>
<td>%</td>
</tr>
<tr>
<td>( R_{fastOVP2} )</td>
<td>Ratio (Fast OVP Threshold, ( V_{FOVP} ) rising) over ( V_{REF} ) (( V_{fastOVP}/V_{REF} )) (guaranteed by design)</td>
<td>106</td>
<td>107</td>
<td>108</td>
<td>%</td>
</tr>
<tr>
<td>( V_{BUV} )</td>
<td>BUV Threshold: ( V_{BUV} ) falling</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCP1612A, NCP1612B, VFOVP falling</td>
<td>1.80</td>
<td>1.90</td>
<td>2.00</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>NCP1612A1, NCP1612A3, VFOVP falling</td>
<td>0.90</td>
<td>1.00</td>
<td>1.10</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>NCP1612A2 and NCP1612B2, ( V_{FB} ) falling</td>
<td>1.80</td>
<td>1.90</td>
<td>2.00</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( R_{BUV} )</td>
<td>Ratio (BUV Threshold) over ( V_{REF} ) (( V_{BUV}/V_{REF} ))</td>
<td>74</td>
<td>76</td>
<td>78</td>
<td>%</td>
</tr>
<tr>
<td>NCP1612A, NCP1612B, VFOVP falling</td>
<td>37</td>
<td>40</td>
<td>43</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>NCP1612A1, NCP1612A3, VFOVP falling</td>
<td>74</td>
<td>76</td>
<td>78</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>( (I_b)_{FOVP/BUV} )</td>
<td>Pin 1 Bias Current</td>
<td>50</td>
<td>200</td>
<td>450</td>
<td>nA</td>
</tr>
<tr>
<td>@ ( V_{pin1} = V_{fastOVP} ) (all versions)</td>
<td>50</td>
<td>200</td>
<td>450</td>
<td>nA</td>
<td></td>
</tr>
<tr>
<td>@ ( V_{pin1} = V_{BUV} ) (NCP1612A, NCP1612A1, NCP1612B, NCP1612A3 only)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{UVP2} )</td>
<td>UVP2 Threshold for Floating Pin Detection</td>
<td>0.2</td>
<td>0.3</td>
<td>0.4</td>
<td>V</td>
</tr>
</tbody>
</table>

| **BROWN-OUT PROTECTION AND FEED-FORWARD** | | | | | |
| \( V_{BOH} \) | Brown-out Threshold, \( V_{sense} \) rising | 0.96 | 1.00 | 1.04 | V |
| \( V_{BOL} \) | Brown-out Threshold, \( V_{sense} \) falling | 0.86 | 0.90 | 0.94 | V |
| \( V_{BO(HYST)} \) | Brown-out Comparator Hysteresis | 60 | 100 | – | mV |
| \( T_{BO(Blank)} \) | Brown-out Blanking Time | 35 | 50 | 65 | ms |
| \( I_{CONTROL(BO)} \) | \( V_{CONTROL} \) Pin Sink Current, \( V_{sense} < V_{BOL} \) | 40 | 50 | 60 | µA |
| \( V_{HL} \) | High-line Detection Comparator Threshold, \( V_{sense} \) rising | 2.1 | 2.2 | 2.3 | V |
| \( V_{LL} \) | High-line Detection Comparator Threshold, \( V_{sense} \) falling | 1.6 | 1.7 | 1.8 | V |
| \( V_{HL(HYST)} \) | High-line Detection Comparator Hysteresis | 400 | 500 | 600 | mV |
| \( T_{HL(Blank)} \) | Blanking Time for Line Range Detection | 15 | 25 | 35 | ms |
| \( I_{BO(bias)} \) | Brown-out Pin Bias Current, \( V_{sense} = V_{BO} \) | –250 | – | 250 | nA |

| **pfcOK SIGNAL** | | | | | |
| \( (V_{pfcOK}) \) | pfcOK low state voltage @ \( I_{pfcOK} = 5 \, mA \) | – | – | 250 | mV |
| \( V_{STDDWN} \) | Shutdown Threshold Voltage (NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B only) | 7.0 | 7.5 | 8.0 | V |
| \( R_{pfcOK} \) | Impedance of the pfcOK pin in high state (all versions) | 150 | 300 | – | kΩ |

| **THERMAL SHUTDOWN** | | | | | |
| \( T_{LIMIT} \) | Thermal Shutdown Threshold | – | 150 | – | °C |
| \( H_{TEMP} \) | Thermal Shutdown Hysteresis | – | 50 | – | °C |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. There is actually a minimum dead-time that is the delay between the core reset detection and the DRV turning on (\( T_{ZCD} \) parameter of the “Current Sense and Zero Current Detection Blocks” section).

8. Guaranteed by design, the VCC pin can handle the double of the DRV peak source current, that is, 1 A typically.
Table 4. DETAILED PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FOVP</td>
<td>$V_{pin1}$ is the input signal for the Fast Over-voltage (FOVP). The circuit disables the driver if $V_{pin1}$ exceeds the FOVP threshold which is set 2% higher than the reference for the soft OVP comparator (that monitors the feedback pin) so that pins 1 and 2 can receive the same portion of the output voltage. With the NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B, $V_{pin1}$ is also used for under-voltage detection (UVP2) and Bulk Under Voltage (BUV) detection. The BUV comparator disables the driver and grounds the pfcOK pin when $V_{pin1}$ drops below 76% of the 2.5 V reference voltage in the A and B versions and below 40% of the 2.5 V reference voltage in the A1/A3 version. The BUV function has no action whenever the pfcOK pin is in low state. A 250 nA sink current is built-in to ground the pin if the pin is accidentally open.</td>
</tr>
<tr>
<td>2</td>
<td>Feedback</td>
<td>This pin receives a portion of the PFC output voltage for the regulation and the Dynamic Response Enhancer (DRE) that drastically speeds-up the loop response when the output voltage drops below 95.5% of the desired output level. $V_{Pin2}$ is also the input signal for the Over-voltage (OVP) and Under-voltage (UVP) comparators. The UVP comparator prevents operation as long as $V_{pin2}$ is lower than 12% of the reference voltage ($V_{REF}$). A soft OVP comparator gradually reduces the duty-ratio to zero when $V_{Pin2}$ exceeds 105% of $V_{REF}$ (soft OVP). With the NCP1612A2 and the NCP1612B2, $V_{pin2}$ is used for Bulk Under Voltage (BUV) detection. A 250 nA sink current is built-in to trigger the UVP protection and disable the part if the feedback pin is accidentally open.</td>
</tr>
<tr>
<td>3</td>
<td>$V_{CONTROL}$</td>
<td>The error amplifier output is available on this pin. The network connected between this pin and ground adjusts the regulation loop bandwidth that is typically set below 20 Hz to achieve high Power Factor ratios. Pin3 is grounded when the circuit is off so that when it starts operation, $V_{CONTROL}$ slowly charges up to provide a soft-start function with the A, A1, A2 and A3 versions which disables the dynamic response enhancer (DRE) until the startup phase is completed. With the versions optimized for self-powered PFC stages (NCP1612B and NCP1612B2), DRE speeds-up the $V_{CONTROL}$ charge for a shortened startup phase.</td>
</tr>
<tr>
<td>4</td>
<td>$V_{SENSE}$</td>
<td>A portion of the instantaneous input voltage is to be applied to pin4 in order to detect brown-out conditions. If $V_{Pin4}$ is lower than 0.9 V for more than 50 ms, the circuit stops pulsing until the pin voltage rises again and exceeds 1 V. This pin also detects the line range. By default, the circuit operates the “low-line gain” mode. If $V_{Pin4}$ exceeds 2.2 V, the circuit detects a high-line condition and reduces the loop gain by 3. Conversely, if the pin voltage remains lower than 1.7 V for more than 25 ms, the low-line gain is set. Connecting the pin 4 to ground disables the part once the 50-ms blanking time has elapsed.</td>
</tr>
<tr>
<td>5</td>
<td>FFCONTROL</td>
<td>This pin sources a current representative to the line current. Connect a resistor between pin5 and ground to generate a voltage representative of the line current. When this voltage exceeds the internal 2.5 V reference ($V_{REF}$), the circuit operates in critical conduction mode. If the pin voltage is below 2.5 V, a dead-time is generated that approximately equates [66 μs • (1 − (Vpin5/VREF))]. By this means, the circuit forces a longer dead-time when the current is small and a shorter one as the current increases. The circuit skips cycles whenever $V_{pin5}$ is below 0.65 V to prevent the PFC stage from operating near the line zero crossing where the power transfer is particularly inefficient. This does result in a slightly increased distortion of the current. If superior power factor is required, offset pin 5 by more than 0.75 V offset to inhibit the skip function.</td>
</tr>
<tr>
<td>6</td>
<td>CS/ZCD</td>
<td>This pin monitors the MOSFET current to limit its maximum current. This pin is also connected to an internal comparator for Zero Current Detection (ZCD). This comparator is designed to monitor a signal from an auxiliary winding and to detect the core reset when this voltage drops to zero. The auxiliary winding voltage is to be applied through a diode to avoid altering the current sense information for the on-time (see application schematic).</td>
</tr>
<tr>
<td>7</td>
<td>Ground</td>
<td>Connect this pin to the PFC stage ground.</td>
</tr>
<tr>
<td>8</td>
<td>Drive</td>
<td>The high-current capability of the totem pole gate drive (~0.5/+0.8 A) makes it suitable to effectively drive high gate charge power MOSFETs.</td>
</tr>
<tr>
<td>9</td>
<td>$V_{CC}$</td>
<td>This pin is the positive supply of the IC. The circuit starts to operate when $V_{CC}$ exceeds 10.5 V (A, A1, A2 and A3 versions, 17.0 V for the B and B2 versions) and turns off when $V_{CC}$ falls below 9.0 V (typical values). After start-up, the operating range is 9.5 V up to 35 V. The A, A1, A2 and A3 versions are preferred in applications where the circuit is fed by an external power source (from an auxiliary power supply or the downstream converter). Its maximum start-up level (11.25 V) is set low enough so that the circuit can be powered from a 12 V rail. The B and B2 versions are optimized for applications where the PFC stage is self-powered.</td>
</tr>
<tr>
<td>10</td>
<td>pfcOK</td>
<td>This pin is grounded until the PFC output has reached its nominal level. It is also grounded if the NCP1612 detects a fault. For the rest of the time, i.e., when the PFC stage outputs the nominal bulk voltage, pin10 is in high-impedance state. The NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B latch off if $V_{pin10}$ exceeds 7.5 V.</td>
</tr>
</tbody>
</table>
Figure 4. Block Diagram
TYPICAL CHARACTERISTICS

Figure 5. Start-up Threshold, \( V_{CC} \) Increasing (\( V_{CC(on)} \) vs. Temperature (A, A1, A2 and A3 Versions))

Figure 6. Start-up Threshold, \( V_{CC} \) Increasing (\( V_{CC(on)} \) vs. Temperature (B and B2 Versions))

Figure 7. \( V_{CC} \) Minimum Operating Voltage, \( V_{CC} \) Falling (\( V_{CC(off)} \) vs. Temperature)

Figure 8. Hysteresis (\( V_{CC(on)} - V_{CC(off)} \) vs. Temperature (A, A1, A2 and A3 Versions))

Figure 9. Start-up Current @ \( V_{CC} = 9.4 \) V vs. Temperature

Figure 10. Operating Current, No Switching (\( V_{SENSE} \) Grounded) vs. Temperature
**TYPICAL CHARACTERISTICS**

**Figure 11.** FFcontrol Pin Current, $V_{SENSE} = 1.4 \text{ V}$ and $V_{CONTROL}$ Maximum vs. Temperature

**Figure 12.** FFcontrol Pin Current, $V_{SENSE} = 2.8 \text{ V}$ and $V_{CONTROL}$ Maximum vs. Temperature

**Figure 13.** Dead-time, $V_{FF\text{control}} = 1.75 \text{ V}$ vs. Temperature

**Figure 14.** Dead-time, $V_{FF\text{control}} = 1.00 \text{ V}$ vs. Temperature

**Figure 15.** FFcontrol Pin Skip Level ($V_{FF\text{control} \text{ Rising}}$) vs. Temperature

**Figure 16.** FFcontrol Pin Skip Level ($V_{FF\text{control} \text{ Falling}}$) vs. Temperature
TYPICAL CHARACTERISTICS

Figure 17. DRV Source Resistance vs. Temperature

Figure 18. DRV Voltage Rise-time (CL = 1 nF, 10–90% of Output Signal) vs. Temperature

Figure 19. DRV Sink Resistance vs. Temperature

Figure 20. DRV Voltage Fall-time (CL = 1 nF, 10–90% of Output Signal) vs. Temperature

Figure 21. DRV Pin Level @ VCC = 35 V (RL = 33 kΩ, CL = 1 nF) vs. Temperature

Figure 22. Feedback Reference Voltage vs. Temperature
TYPICAL CHARACTERISTICS

Figure 23. Error Amplifier Transconductance Gain vs. Temperature

Figure 24. Ratio (V_{OUT Low Detect Threshold} / V_{REF}) vs. Temperature

Figure 25. Ratio (H_{OUTL} / V_{REF}) vs. Temperature

Figure 26. V_{CONTROL} Source Current when (V_{OUT Low Detect}) is Activated for Dynamic Response Enhancer (DRE) vs. Temperature

Figure 27. Current Sense Voltage Threshold vs. Temperature

Figure 28. Over-current Protection Leading Edge Blanking vs. Temperature

www.onsemi.com
TYPICAL CHARACTERISTICS

Figure 29. “Overstress” Protection Leading Edge Blanking vs. Temperature

Figure 30. Over-current Protection Delay from $V_{CS/ZCD} > V_{CS(th)}$ to DRV Low ($dV_{CS/ZCD}/dt = 10V/\mu s$) vs. Temperature

Figure 31. Zero Current Detection, $V_{CS/ZCD}$ Rising vs. Temperature

Figure 32. Zero Current Detection, $V_{CS/ZCD}$ Falling vs. Temperature

Figure 33. Hysteresis of the Zero Current Detection Comparator vs. Temperature

Figure 34. $V_{ZCD(th)}$ over $V_{CS(th)}$ Ratio vs. Temperature
TYPICAL CHARACTERISTICS

Figure 35. CS/ZCD Pin Bias Current @ $V_{CS/ZCD} = 0.75$ V vs. Temperature

Figure 36. Watchdog Timer vs. Temperature

Figure 37. Watchdog Timer in “Overstress” Situation vs. Temperature

Figure 38. Minimum ZCD Pulse Width for ZCD Detection vs. Temperature

Figure 39. $(V_{CS/ZCD} < V_{ZCD(hi)})$ to DRV High) Delay vs. Temperature

Figure 40. Timeout Timer vs. Temperature
TYPICAL CHARACTERISTICS

Figure 41. Maximum On Time @ $V_{\text{SENSE}} = 1.4$ V vs. Temperature

Figure 42. Maximum On Time @ $V_{\text{SENSE}} = 2.8$ V vs. Temperature

Figure 43. Minimum On Time @ $V_{\text{SENSE}} = 1.4$ V vs. Temperature

Figure 44. Minimum On Time @ $V_{\text{SENSE}} = 2.8$ V vs. Temperature

Figure 45. Ratio (Soft OVP Threshold, VFB Rising) over $V_{\text{REF}}$ vs. Temperature

Figure 46. Ratio (Soft OVP Hysteresis) over $V_{\text{REF}}$ vs. Temperature
TYPICAL CHARACTERISTICS

Figure 47. Ratio (fastOVP Threshold, \( V_{\text{FOVP}} \) Rising) over \( V_{\text{REF}} \) vs. Temperature

Figure 48. Feedback Pin Bias Current @ \( V_{\text{FB}} = V_{\text{OVP}} \) vs. Temperature

Figure 49. Feedback Pin Bias Current @ \( V_{\text{FB}} = V_{\text{UVP}} \) vs. Temperature

Figure 50. Ratio (UVP Threshold, \( V_{\text{FB}} \) Rising) over \( V_{\text{REF}} \) vs. Temperature

Figure 51. Ratio (UVP Hysteresis) over \( V_{\text{REF}} \) vs. Temperature

Figure 52. Brown-out Threshold, \( V_{\text{SENSE}} \) Rising vs. Temperature
TYPICAL CHARACTERISTICS

Figure 53. Brown-out Threshold, $V_{SENSE}$ Falling vs. Temperature

Figure 54. Brown-out Comparator Hysteresis vs. Temperature

Figure 55. Brown-out Blanking Time vs. Temperature

Figure 56. $V_{CONTROL}$ Pin Sink Current when a Brown-out Situation is Detected vs. Temperature

Figure 57. Comparator Threshold for Line Range Detection, $V_{SENSE}$ Rising vs. Temperature

Figure 58. Comparator Threshold for Line Range Detection, $V_{SENSE}$ Falling vs. Temperature
Introduction
The NCP1612 is designed to optimize the efficiency of your PFC stage throughout the load range. In addition, it incorporates protection features for rugged operation. More generally, the NCP1612 is ideal in systems where cost-effectiveness, reliability, low stand-by power and high efficiency are the key requirements:

- Current Controlled Frequency Fold-back: the NCP1612 is designed to drive PFC boost stages in so-called Current Controlled Frequency Fold-back (CCFF). In this mode, the circuit classically operates in Critical conduction Mode (CrM) when the inductor current exceeds a programmable value. When the current is below this preset level, the NCP1612 linearly reduces the frequency down to about 20 kHz when the current is zero. CCFF maximizes the efficiency at both nominal and light load. In particular, stand-by losses are reduced to a minimum. Similarly to FCCrM controllers, an internal circuitry allows near-unity power factor even when the switching frequency is reduced.

- Skip Mode: to further optimize the efficiency, the circuit skips cycles near the line zero crossing when the current is very low. This is to avoid circuit operation when the power transfer is particularly inefficient at the cost of current distortion. When superior power factor is required, this function can be inhibited by offsetting the “FFcontrol” pin by 0.75 V.

- Low Start-up Current and large VCC range (B and B2 versions): The consumption of the circuit is minimized to allow the use of high-impedance start-up resistors to pre-charge the VCC capacitor. Also, the minimum value of the UVLO hysteresis is 6 V to avoid the need for large VCC capacitors and help shorten the start-up time without the need for too dissipative start-up elements. The A, A1, A2 and A3 versions are preferred in applications where the circuit is fed by an external power source (from an auxiliary power supply or from the downstream converter). Their maximum start-up level (11.25 V) is set low enough so that the circuit can be powered from a 12 V rail. After start-up, the high VCC maximum rating allows a large operating range from 9.5 V up to 35 V.

- pfcOK signal: the pfcOK pin is to disable/enable the downstream converter. Grounded until the PFC output has reached its nominal level and whenever the NCP1612 detects a fault, it is in high-impedance when the PFC stage outputs the nominal bulk voltage. In addition, with the A, A1, A3 and B versions, the circuit latches off if a voltage exceeding 7.5 V is applied to pin 10.

- Fast Line/Load Transient Compensation (Dynamic Response Enhancer): since PFC stages exhibit low loop bandwidth, abrupt changes in the load or input voltage (e.g., at start-up) may cause excessive over- or under-shoot. This circuit limits possible deviations from the regulation level as follows:
  - The Soft Over-Voltage Protection contains the output voltage when it tends to become excessive.
  - The NCP1612 dramatically speeds-up the regulation loop when the output voltage goes below 95.5 % of its regulation level. In the versions targeting applications where VCC is supplied by an external power supply or the downstream converter (A, A1, A2 and A3), this function is disabled until the PFC stage having started-up, pfcOK is in high state. This is to take benefit from the soft-start effect offered by the VCONTROL pin gradual charge.

- Safety Protections: the NCP1612 permanently monitors the input and output voltages, the MOSFET current and the die temperature to protect the system from possible over-stress making the PFC stage extremely robust and reliable. In addition to the OVP protection, these methods of protection are provided:

www.onsemi.com
- Maximum Current Limit: the circuit senses the MOSFET current and turns off the power switch if the set current limit is exceeded. In addition, the circuit enters a low duty-cycle operation mode when the current reaches 150% of the current limit as a result of the inductor saturation or a short of the bypass diode.
- Under-Voltage Protection: this circuit turns off when it detects that the output voltage is below 12% of the voltage reference (typically). This feature protects the PFC stage if the ac line is too low or if there is a failure in the feedback network (e.g., bad connection).
- Fast Over-Voltage Detection (Fast OVP): the FOVP pin provides a redundant protection in the case of an excessive output voltage level. Note that with the NCP1612A2 and NCP1612B2 versions, the fast OVP latches off the circuit.
- Bulk Under-Voltage Detection (BUV): The BUV function is implemented to prevent the downstream converter from operating when the buck voltage is too low. Practically, the BUV comparator monitors the FOVP pin (NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B) or the FB pin (NCP1612A2, NCP1612B2) to disable the driver, gradually discharge the control pin and ground the pfcOK pin when the sensed voltage drops below the BUV threshold (40% of the 2.5 V reference voltage with the A1/A3 version, 76% with the other versions). The BUV function has no action whenever the pfcOK pin is in low state.
- Brown-Out Detection: the circuit detects low ac line conditions and stops operation thus protecting the PFC stage from excessive stress.
- Thermal Shutdown: an internal thermal circuitry disables the gate drive when the junction temperature exceeds 150°C (typically). The circuit resumes operation once the temperature drops below approximately 100°C (50°C hysteresis).

Output Stage Totem Pole: the NCP1612 incorporates a −0.5 A/+0.8 A gate driver to efficiently drive most TO220 or TO247 power MOSFETs.

NCP1612 Operation Modes
As mentioned, the NCP1612 PFC controller implements a Current Controlled Frequency Fold-back (CCFF) where:
- The circuit operates in classical Critical conduction Mode (CrM) when the inductor current exceeds a programmable value.
- When the current is below this preset level, the NCP1612 linearly reduces the operating frequency down to about 20 kHz when the current is zero.

As illustrated in Figure 61, under high load conditions, the boost stage is operating in CrM but as the load is reduced, the controller enters controlled frequency discontinuous operation.

Figure 62 details the operation. A voltage representative of the input current (“current information”) is generated. If this signal is higher than a 2.5 V internal reference (named “Dead-time Ramp Threshold” in Figure 62), there is no dead-time and the circuit operates in CrM. If the current information is lower than the 2.5 V threshold, a dead-time is inserted that lasts for the time necessary for the internal ramp to reach 2.5 V from the current information floor. Hence, the lower the current information is, the longer the dead-time. For all versions except NCP1612A3, the maximum dead-time is approximately 48.5 μs when the current information is 0.65 V typically. The NCP1612A3 limits the maximum dead-time to 41.5 μs typically when the current information is 0.90 V typically. In both cases, if the current information further decreases, the circuit enters skip mode (see next section).

To further reduce the losses, the MOSFET turns on is stretched until its drain-source voltage is at its valley. As illustrated in Figure 62, the ramp is synchronized to the drain-source ringing. If the ramp exceeds the 2.5 V threshold while the drain-source voltage is below $V_{in}$, the ramp is extended until it oscillates above $V_{in}$ so that the drive will turn on at the next valley.
Top: CrM operation when the current information exceeds the preset level during the demagnetization phase
Middle: the circuit re-starts at the next valley if the sum (ramp + current information) exceeds the preset level during the dead-time, while the drain-source voltage is high
Bottom: the sum (ramp + current information) exceeds the preset level while during the dead-time, the drain-source voltage is low. The circuit skips the current valley and re-starts at the following one.

Figure 62. Dead-Time generation
Current Information Generation

The “FFcontrol” pin sources a current that is representative of the input current. In practice, $I_{pin5}$ is built by multiplying the internal control signal ($V_{REGUL}$, i.e., the internal signal that controls the on-time) by the sense voltage (pin 4) that is proportional to the input voltage. The multiplier gain ($K_m$ of Figure 63) is three times less in high-line conditions (that is when the “LLine” signal from the brown-out block is in low state) so that $I_{pin5}$ provides a voltage representative of the input current across resistor $R_{FF}$ placed between pin 5 and ground. Pin 5 voltage is the current information.

![Figure 63. Generation of the Current Information](image)

Skip Mode

As illustrated in Figure 63, the circuit also skips cycles near the line zero crossing where the current is very low. A comparator monitors the pin 5 voltage (“FFcontrol” voltage) and inhibits the switching operation when $V_{pin5}$ is lower than $V_{SKIP,L}$ (0.90 V typically for the NCP1612A3, 0.65 V for the other versions). Switching resumes when $V_{pin5}$ exceeds $V_{SKIP,H}$ (1 V typically for the NCP1612A3, 0.75 V for the other versions). This function prevents circuit operation when the power transfer is particularly inefficient at the expense of slightly increased current distortion. When superior power factor is needed, this function can be inhibited offsetting the “FFcontrol” pin by a voltage higher than $V_{SKIP,H}$. The skip mode capability is disabled whenever the PFC stage is not in nominal operation (as dictated by the “pfcOK” signal – see block diagram and “pfcOK Internal Signal” Section).

The circuit does not abruptly interrupt the switching when $V_{pin5}$ goes below $V_{SKIP,L}$. Instead, the signal $V_{TON}$ that controls the on-time is gradually decreased by grounding the $V_{REGUL}$ signal applied to the $V_{TON}$ processing block (see Figure 68). Doing so, the on-time smoothly decays to zero in 3 to 4 switching periods typically. Figure 64 shows the practical implementation.
CCFF maximizes the efficiency at both nominal and light load. In particular, the stand-by losses are reduced to a minimum. Also, this method avoids that the system stalls between valleys. Instead, the circuit acts so that the PFC stage transitions from the n valley to (n + 1) valley or vice versa from the n valley to (n − 1) cleanly as illustrated by Figure 65.
**NCP1612 On-time Modulation**

Let's analyze the ac line current absorbed by the PFC boost stage. The initial inductor current at the beginning of each switching cycle is always zero. The coil current ramps up when the MOSFET is on. The slope is \((V_0/L)\) where \(L\) is the coil inductance. At the end of the on-time \((t_1)\), the inductor starts to demagnetize. The inductor current ramps down until it reaches zero. The duration of this phase is \((t_2)\). In some cases, the system enters then the dead-time \((t_3)\) that lasts until the next clock is generated.

![Figure 66. PFC Boost Converter (left) and Inductor Current in DCM (right)](image)

The NCP1612 operates in voltage mode. As portrayed by Figure 67, the MOSFET on-time \(t_1\) is controlled by the signal \(V_{\text{ton}}\) generated by the regulation block and an internal ramp as follows:

\[
t_1 = \frac{C_{\text{ramp}} \cdot V_{\text{ton}}}{I_{\text{ch}}} \quad \text{(eq. 2)}
\]

The charge current is constant at a given input voltage (as mentioned, it is three times higher at high line compared to its value at low line). \(C_{\text{ramp}}\) is an internal capacitor.

The output of the regulation block \((V_{\text{CONTROL}})\) is linearly transformed into a signal \((V_{\text{REGUL}})\) varying between 0 and 1 V. \((V_{\text{REGUL}})\) is the voltage that is injected into the PWM section to modulate the MOSFET duty-cycle. The NCP1612 includes some circuitry that processes \((V_{\text{REGUL}})\) to form the signal \((V_{\text{ton}})\) that is used in the PWM section (see Figure 68). \((V_{\text{ton}})\) is modulated in response to the dead-time sensed during the precedent current cycles, that is, for a proper shaping of the ac line current. This modulation leads to:

\[
V_{\text{ton}} = \frac{T \cdot V_{\text{REGUL}}}{t_1 + t_2} \quad \text{(eq. 3)}
\]

or

\[
V_{\text{ton}} \cdot \frac{t_1 + t_2}{T} = V_{\text{REGUL}}
\]

Given the low regulation bandwidth of the PFC systems, \((V_{\text{CONTROL}})\) and then \((V_{\text{REGUL}})\) are slow varying signals. Hence, the \((V_{\text{ton}} \times (t_1 + t_2)/T)\) term is substantially constant. Provided that in addition, \((t_1)\) is proportional to \((V_{\text{ton}})\). Equation 1 leads to:

\[
I_{\text{in}} = k \cdot V_{\text{in}}
\]

where:

\[
k = \text{constant} = \left[ \frac{1}{2L} \cdot \frac{V_{\text{REGUL}}}{V_{\text{REGUL}}_{\text{max}}} \cdot \frac{t_{\text{on,max}}}{t_{\text{ton,max}}} \right]
\]

Where \(t_{\text{on,max}}\) is the maximum on-time obtained when \(V_{\text{REGUL}}\) is at its \((V_{\text{REGUL}})_{\text{max}}\) maximum level. The parametric table shows that \(t_{\text{on,max}}\) is equal to 25 \(\mu\)s \((T_{\text{ON(LL)}})\) at low line and to 8.5 \(\mu\)s \((T_{\text{ON(HL)}})\) at high line (when pin4 happens to exceeds 1.8 V with a pace higher than 40 Hz – see BO 25 ms blanking time).

Hence, we can re-write the above equation as follows:

\[
I_{\text{in}} = \frac{V_{\text{in}} \cdot T_{\text{ON(LL)}}}{2L} \cdot \frac{V_{\text{REGUL}}}{(V_{\text{REGUL}})_{\text{max}}}
\]

at low line.

\[
I_{\text{in}} = \frac{V_{\text{in}} \cdot T_{\text{ON(HL)}}}{2L} \cdot \frac{V_{\text{REGUL}}}{(V_{\text{REGUL}})_{\text{max}}}
\]

at high line.

From these equations, we can deduce the expression of the average input power:

\[
P_{\text{avg}} = \frac{(V_{\text{in}})_{\text{rms}}^2 \cdot V_{\text{REGUL}} \cdot T_{\text{ON(LL)}}}{2L \cdot (V_{\text{REGUL}})_{\text{max}}}
\]

at low line.

\[
P_{\text{avg}} = \frac{(V_{\text{in}})_{\text{rms}}^2 \cdot V_{\text{REGUL}} \cdot T_{\text{ON(HL)}}}{2L \cdot (V_{\text{REGUL}})_{\text{max}}}
\]

at high line.

Where \((V_{\text{REGUL}})_{\text{max}}\) is the \(V_{\text{REGUL}}\) maximum value.
Hence, the maximum power that can be delivered by the PFC stage is:

\[
(P_{\text{in,avg}})_{\text{max}} = \frac{(V_{\text{in,\text{rms}}})^2 \cdot T_{\text{ON(LL)}}}{2 \cdot L}
\]
at low line.

\[
(P_{\text{in,avg}})_{\text{max}} = \frac{(V_{\text{in,\text{rms}}})^2 \cdot T_{\text{ON(HL)}}}{2 \cdot L}
\]
at high line.

The input current is then proportional to the input voltage. Hence, the ac line current is properly shaped.

One can note that this analysis is also valid in the CrM case. This condition is just a particular case of this functioning where \((t_3 = 0)\), which leads to \((t_1 + t_2 = T)\) and \((V_{\text{TON}} = V_{\text{REGUL}})\). That is why the NCP1612 automatically adapts to the conditions and transitions from DCM and CrM (and vice versa) without power factor degradation and without discontinuity in the power delivery.

Figure 67. PWM circuit and timing diagram.

Figure 68. \(V_{\text{TON}}\) Processing Circuit. The integrator OA1 amplifies the error between \(V_{\text{REGUL}}\) and \(IN1\) so that on average, \((V_{\text{TON}}^* \cdot (t_1+t_2)/T)\) equates \(V_{\text{REGUL}}\).

Remark:

The "\(V_{\text{TON}}\) processing circuit" is “informed” when a condition possibly leading to a long interruption of the drive activity (functions generating the STOP signal that disables the drive – see block diagram – except OCP, i.e., BUV_fault, OVP, OverStress, SKIP, staticOVP and OFF). Otherwise, such situations would be viewed as a normal dead-time phase and \(V_{\text{TON}}\) would inappropriately over-dimension \(V_{\text{TON}}\) to compensate it. Instead, as illustrated in Figure 68, the \(V_{\text{TON}}\) signal is grounded leading to a short soft-start when the circuit recovers.

Regulation Block and Low Output Voltage Detection

A trans-conductance error amplifier (OTA) with access to the inverting input and output is provided. It features a typical trans-conductance gain of 200 \(\mu\)A and a maximum capability of \(\pm 20 \mu\)A. The output voltage of the PFC stage is typically scaled down by a resistors divider and monitored by the inverting input (pin 2). Bias current is minimized (less than 500 nA) to allow the use of a high impedance feed-back network. However, it is high enough so that the pin remains in low state if the pin is not connected.
The output of the error amplifier is brought to pin 3 for external loop compensation. Typically a type−2 network is applied between pin 3 and ground, to set the regulation bandwidth below about 20 Hz and to provide a decent phase boost.

The swing of the error amplifier output is limited within an accurate range:

- It is forced above a voltage drop ($V_F$) by some circuitry.
- It is clamped not to exceed 4.0 V + the same $V_F$ voltage drop.

Hence, $V_{pin3}$ features a 4 V voltage swing. $V_{pin3}$ is then offset down by ($V_F$) and scaled down by a resistors divider before it connects to the “$V_{TON}$ processing block” and the PWM section. Finally, the output of the regulation block is a signal (“$V_{REGUL}$” of the block diagram) that varies between 0 and a top value corresponding to the maximum on-time.

The $V_F$ value is 0.5 V typically.

---

**Figure 69. a) Regulation Block Figure (left), b) Correspondence between $V_{CONTROL}$ and $V_{REGUL}$ (right)**

Given the low bandwidth of the regulation loop, abrupt variations of the load, may result in excessive over or under-shoots. Over-shoot is limited by the soft Over-voltage Protection (OVP) connected to the feedback pin or the fast OVP of pin1.

The NCP1612 embeds a “dynamic response enhancer” circuitry (DRE) that contains under-shoots. An internal comparator monitors the feed-back ($V_{pin1}$) and when $V_{pin2}$ is lower than 95.5% of its nominal value, it connects a 200 μA current source to speed-up the charge of the compensation network. Effectively this appears as a 10x increase in the loop gain.

In the A, A1, A2 and A3 versions, DRE is disabled during the start-up sequence until the PFC stage has stabilized (that is when the “$pfcOK$” signal of the block diagram, is high). The resulting slow and gradual charge of the pin 3 voltage ($V_{CONTROL}$) softens the soft start-up sequence. In the B and B2 versions, DRE is enabled during start-up to speed-up this phase and allow for the use of smaller $V_{CC}$ capacitors.

The circuit also detects overshoot and immediately reduces the power delivery when the output voltage exceeds 105% of its desired level. The NCP1612 does not abruptly interrupt the switching. Instead, the signal $V_{TON}$ that controls the on-time is gradually decreased by grounding the $V_{REGUL}$ signal applied to the $V_{TON}$ processing block (see Figure 68). Doing so, the on-time smoothly decays to zero in 4 to 5 switching periods typically. If the output voltage still increases, the fast OVP comparator immediately disables the driver if the output voltage exceeds 108.5% of its desired level.

The error amplifier OTA and the soft OVP, UVP and DRE comparators share the same input information. Based on the typical value of their parameters and if ($V_{out,nom}$) is the output voltage nominal value (e.g., 390 V), we can deduce:

- **Output Regulation Level**: $V_{out,nom}$
- **Output Soft OVP Level**: $V_{out,sovp} = 105\% \times V_{out,nom}$
- **Output UVP Level**: $V_{out,uvp} = 12\% \times V_{out,nom}$
- **Output DRE Level**: $V_{out,dre} = 95.5\% \times V_{out,nom}$

**Fast OVP and Bulk Under-Voltage (BUV)**

These functions check that the output voltage is within the proper window:

- The fast Over-Voltage Protection trips if the bulk voltage reaches abnormal levels. When the feedback network is properly designed and correctly connected,
the bulk voltage cannot exceed the level set by the soft OVP function \( V_{\text{out,sovp}} = 105\% \times V_{\text{out,nom}} \), see preceding section). This second protection offers some redundancy for a higher safety level. The FOVP threshold is set 2% higher than the soft OVP comparator reference so that the same portion of the output voltage can be applied to both the FOVP/BUV and feedback input pins (pins 1 and 2). Note that the versions A, A1, A3 and B only interrupt the DRV activity until the FOVP pin voltage drops below the fast OVP threshold (1% hysteresis). Versions A2 and B2 latch off the circuit when the fast OVP trips.

- The BUV comparator trips when the bulk voltage drops below a value which may be incompatible with the downstream converter proper operation. With versions A, A1, A3, and B, a BUV fault is detected if the FOVP pin voltage drops below the V_{BUV} threshold \( (V_{BUV} = 76\% \times V_{\text{REF}}) \) in NCP1612A and NCP1612B, \( (V_{BUV} = 40\% \times V_{\text{REF}}) \) in NCP1612A1 and NCP1612A3, where \( V_{\text{REF}} \) is the 2.5-V reference voltage). With the NCP1612A2 and NCP1612B2, the BUV comparator monitors the feedback signal and trips when it drops below \( (V_{BUV} = 76\% \times V_{\text{REF}}) \). In all versions, a BUV fault leads the circuit to ground the pfcOK pin (to disable the downstream converter) and gradually discharge the VCONTROL signal. The drive output is disabled for the VCONTROL discharge time. When the VCONTROL discharge is complete, the circuit can attempt to recover operation.

However, the BUV function is disabled whenever the pfcOK pin is in low state, not to inappropriately interrupt start-up phases.

As a matter of fact, the FOVP and BUV functions monitor the output voltage and check if it is within the window for proper operation. Assuming that the same portion of the output voltage is applied to the FOVP and feedback pins, we have:

- Output fast OVP Level: \( V_{\text{out,FOVP}} = 107\% \times V_{\text{out,nom}} \)
- Output BUV Level:
  - NCP1612A, NCP1612B, NCP1612A2, NCP1612B2:
    \( V_{\text{out,BUV}} = 76\% \times V_{\text{out,nom}} \)
  - NCP1612A1/A3: \( V_{\text{out,BUV}} = 40\% \times V_{\text{out,nom}} \)

Hence, if the output regulation voltage is 390 V, the output voltage for fastOVP triggering is 417 V and the BUV output voltage level is 156 V with the NCP1612A1/NCP1612A3 and 296 V with the other circuit options.

A 250-nA sink current is built-in to ground the pin if the FOVP pin is accidentally open. With the A, A1, A3 and B versions, the UVP2 protection that disables the drive as long as the pin voltage is below 300 mV (typically), protects the circuit if the FOVP pin is floating.

With the NCP1612A2 and NCP1612B2, there is no UVP2 protection. Also, the BUV comparator does not monitor the FOVP but the feedback pin. Hence, these circuits can operate in the absence of a minimum voltage on the FOVP pin. This helps use another FOVP input signal instead of the output voltage portion traditionally provided by a resistors divider. The resistors divider losses (due to the bias current drawn from the high-voltage rail) may be incompatible with the most stringent standby specifications. Tens of milliwatts can be saved by as shown by Figure 70b, providing the FOVP pin with a voltage representative of the output voltage obtained using the auxiliary winding of the PFC boost inductor.

**Current Sense and Zero Current Detection**

The NCP1612 is designed to monitor the current flowing through the power switch. A current sense resistor \( R_{\text{sense}} \) is inserted between the MOSFET source and ground to generate a positive voltage proportional to the MOSFET current (VCS). The VCS voltage is compared to a 500 mV

![Figure 70. Bulk Under-voltage Detection](image-url)
internally reference. When $V_{CS}$ exceeds this threshold, the OCP signal turns high to reset the PWM latch and forces the driver low. A 200 ns blanking time prevents the OCP comparator from tripping because of the switching spikes that occur when the MOSFET turns on.

The CS pin is also designed to receive a signal from an auxiliary winding for Zero Current Detection. As illustrated in Figure 71, an internal ZCD comparator monitors the pin6 voltage and if this voltage exceeds 750 mV, a demagnetization phase is detected (signal ZCD is high). The auxiliary winding voltage is applied thought a diode to prevent this signal from distorting the current sense information during the on-time. Thus, the OCP protection is not impacted by the ZCD sensing circuitry. This comparator incorporates a 500 mV hysteresis and is able to detect ZCD pulses longer than 200 ns. When pin 6 voltage drops below the lower ZCD threshold, the driver can turn high within 200 ns.

It may happen that the MOSFET turns on while a huge current flows through the inductor. As an example such a situation can occur at start-up when large in-rush currents charge the bulk capacitor to the line peak voltage. Traditionally, a bypass diode is generally placed between the input and output high-voltage rails to divert this inrush current. If this diode is accidentally shorted, the MOSFET will also see a high current when it turns on. In both cases, the current can be large enough to trigger the ZCD comparator. An AND gate detects that this event occurs while the drive signal is high. In this case, a latch is set and the “OverStress” signal goes high and disables the driver for a 800 $\mu$s delay. This long delay leads to a very low duty-cycle operation in case of “OverStress” fault in order to limit the risk of overheating.

When no signal is received that triggers the ZCD comparator during the off-time, an internal 200 $\mu$s watchdog timer initiates the next drive pulse. At the end of this delay, the circuit senses the CS/ZCD pin impedance to detect a possible grounding of this pin and prevent operation. The CS/ZCD external components must be selected to avoid false fault detection. 3.9 k$\Omega$ is the recommended minimum impedance to be applied to the CS/ZCD pin when considering the NCP1612 parameters tolerance over the $-40^\circ$C to 125$^\circ$C temperature range. Practically, $R_{cs}$ must be higher than 3.9 k$\Omega$ in the application of Figure 71.

**pfcOK Signal**

The pfcOK pin is in high-impedance state when the PFC stage operates nominally and is grounded in the following cases:

- During the PFC stage start-up, that is, until the output voltage has stabilized at the right level.

- If the output voltage is too low for proper operation of the downstream converter, more specifically, when the “BUV_fault” signal (see Figure 4) is in high state.

- In the case of a condition preventing the circuit from operating properly like in a Brown-out situation or when one of the following faults turns off the circuit:
  - Incorrect feeding of the circuit (“UVLO” high when $V_{CC} < V_{CC\text{OFF}}$, $V_{CC\text{OFF}}$ equating 9 V typically).
  - Excessive die temperature detected by the thermal shutdown.
  - Under-voltage Protection
  - Latched-off of the part
  - Regulation loop failure (UVP)
  - Brown-out Situation (BO_fault high – see Figure 4)

The pfcOK signal is controlled as illustrated by Figure 72. The circuit monitors the current sourced by the OTA. If there is no current, we can deduce that the output voltage has...
reached its nominal level. The start-up phase is then complete and pfCOK remains high-impedance until a fault is detected. Upon startup, the internal signals and the internal supply rails need some time to stabilize. The pfCOK latch cannot be set during this time and until a sufficient blanking time has elapsed. For the sake of simplicity, this blanking delay is not represented in Figure 72.

Another mandatory condition to set pfCOK high is the low state of the “BUVcomp” signal. This second necessary condition ensures that the voltage applied to pin 1 is high enough not to immediately trigger the BUV protection.

The pfCOK pin is to be used to enable the downstream converter.

With the NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B, the circuit also incorporates a comparator to a 7.5 V threshold so that the part latches off if the pfCOK pin voltage exceeds 7.5 V. This pin is to protect the part in case of major fault like an over heating. To recover operation, VCC must drop below VCC(reset).

Brown-out Detection

The $V_{SENSE}$ pin (pin4) receives a portion of the instantaneous input voltage ($V_{in}$). As $V_{in}$ is a rectified sinusoid, the monitored signal varies between zero or a small voltage and a peak value.

For the brown-out block, we need to ensure that the line magnitude is high enough for operation. This is done as follows:

- The $V_{SENSE}$ pin voltage is compared to a 1 V reference.
- If $V_{pin4}$ exceeds 1 V, the input voltage is considered sufficient.
- If $V_{pin4}$ remains below 0.9 V for 50 ms, the circuit detects a brown-out situation (100 mV hysteresis).

By default, when the circuit starts operation, the circuit is in a fault state (“BO_NOK” high) until $V_{pin4}$ exceeds 1 V.

When “BO_NOK” is high, the drive is not disabled. Instead, a 50 μA current source is applied to pin3 to gradually reduce $V_{CONTROL}$. As a result, the circuit only stops pulsing when the SKIP function is activated ($V_{CONTROL}$ reaches the skip detection threshold). At that moment, the circuit turns off (see Figure 4). This method limits any risk of false triggering. The input of the PFC stage has some impedance that leads to some sag of the input voltage when the drawn current is large. If the PFC stage stops while a high current is absorbed from the mains, the abrupt decay of the current may make the input voltage rise and the circuit detect a correct line level. Instead, the gradual decrease of $V_{CONTROL}$ avoids a line current discontinuity and limits risk of false triggering.

Pin 4 is also used to sense the line for feed-forward. A similar method is used:

- The $V_{SENSE}$ pin voltage is compared to a 2.2 V reference.
- If $V_{pin4}$ exceeds 2.2 V, the circuit detects a high-line condition and the loop gain is divided by three (the internal PWM ramp slope is three times steeper).
- Once this occurs, if $V_{pin4}$ remains below 1.7 V for 25 ms, the circuit detects a low-line situation (500 mV hysteresis).

At startup, the circuit is in low-line state (“LLine” high) until $V_{pin4}$ exceeds 2.2 V.

The line range detection circuit allows more optimal loop gain control for universal (wide input mains) applications.
As portrayed in Figure 73, the pin 4 voltage is also utilized to generate the current information required for the frequency fold-back function.

**Thermal Shutdown (TSD)**
An internal thermal circuitry disables the circuit gate drive and keeps the power switch off when the junction temperature exceeds 150°C. The output stage is then enabled once the temperature drops below about 100°C (50°C hysteresis).

**Output Drive Section**
The output stage contains a totem pole optimized to minimize the cross conduction current during high frequency operation. The gate drive is kept in a sinking mode whenever the Under-voltage Lockout is active or more generally whenever the circuit is off. Its high current capability (−500 mA/+800 mA) allows it to effectively drive high gate charge power MOSFET. As the circuit exhibits a large $V_{CC}$ range (up to 35 V), the drive pin voltage is clamped not to provide the MOSFET gate with more than 14 V.

**Reference Section**
The circuit features an accurate internal 2.5 V reference voltage ($V_{REF}$) optimized to be ±2.4% accurate over the temperature range.

**OFF Mode**
As previously mentioned, the circuit turns off when one of the following faults is detected:
- Incorrect feeding of the circuit (“UVLO” high when $V_{CC} < V_{CC(\text{off})}$, $V_{CC(\text{off})}$ equating 9 V typically).
- Excessive die temperature detected by the thermal shutdown.
- Brown-out Fault and SKIP (see block diagram)
- Output Under-voltage situation (when $V_{pin2}$ is lower than 12% of $V_{REF}$)
- UVXP2 when $V_{pin1}$ is lower than 12% of $V_{REF}$ (NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B only)
- Circuit latching-off produced either by pulling the pfcOK pin above 7.5 V (NCP1612A, NCP1612A1, NCP1612A3 and NCP1612B) or by triggering the fast OVP comparator (NCP1612A2, NCP1612B2).

Generally speaking, the circuit turns off when the conditions are not proper for desired operation. In this mode, the controller stops operating. The major part of the circuit sleeps and its consumption is minimized.
Failure Detection
When manufacturing a power supply, elements can be accidentally shorted or improperly soldered. Such failures can also happen later on because of the components fatigue or excessive stress, soldering defaults or external interactions. In particular, adjacent pins of controllers can be shorted, a pin can be grounded or badly connected. Such open/short situations are generally required not to cause fire, smoke nor big noise. The NCP1612 integrates functions that ease meeting this requirement. Among them, we can list:

- **Floating feedback pins**
  A 250 nA sink current source pulls down the voltage on the feedback pin so that the UVP protection trips and prevents the circuit from operating if this pin is floating. This current source is small (450 nA maximum) so that its impact on the output regulation and OVP levels remain negligible with the resistor dividers typically used to sense the bulk voltage.

- **Fault of the GND connection**
  If the GND pin is properly connected, the supply current drawn from the positive terminal of the VCC capacitor, flows out of the GND pin to return to the negative terminal of the VCC capacitor. If the GND pin is not connected, the circuit ESD diodes offer another return path. The accidental non connection of the GND pin can hence be detected by detecting that one of this ESD diode is conducting. Practically, the CS/ZCD ESD diode is monitored. If such a fault is detected for 200 μs, the circuit stops operating.

- **Detection the CS/ZCD pin improper connection**
  The CS/ZCD pin sources a 1 μA current to pull up the pin voltage and hence disable the part if the pin is floating. If the CS/ZCD pin is grounded, the circuit cannot monitor the ZCD signal and the 200 μs watchdog timer is activated. When the watchdog time has elapsed, the circuit sources a 250 μA current source to pull-up the CS/ZCD pin voltage. No drive pulse is initiated until the CS/ZCD pin voltage exceeds the ZCD 0.75 V threshold. Hence, if the pin is grounded, the circuit stops operating. Circuit operation requires the pin impedance to be 3.9 kΩ or more, the tolerance of the NCP1612 impedance testing function being considered over the −40°C to 125°C temperature range.

- **Boost or bypass diode short**
  The NCP1612 addresses the short situations of the boost and bypass diodes (a bypass diode is generally placed between the input and output high-voltage rails to divert this inrush current). Practically, the overstress protection is implemented to detect such conditions and forces a low duty-cycle operation until the fault is gone. Refer to application note AND9079/D for more details.

### Table 5. ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Circuit Version</th>
<th>Marking</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP1612ADR2G</td>
<td>NCP1612A</td>
<td>1612A</td>
<td>SOIC−10 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1612A1DR2G</td>
<td>NCP1612A1</td>
<td>1612A1</td>
<td>SOIC−10 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1612A2DR2G</td>
<td>NCP1612A2</td>
<td>1612A2</td>
<td>SOIC−10 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1612A3DR2G</td>
<td>NCP1612A3</td>
<td>1612A3</td>
<td>SOIC−10 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1612BDR2G</td>
<td>NCP1612B</td>
<td>1612B</td>
<td>SOIC−10 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1612B2DR2G*</td>
<td>NCP1612B2</td>
<td>1612B2</td>
<td>SOIC−10 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
</tbody>
</table>

*Please contact local sales representative for availability.
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
PACKAGE DIMENSIONS

SOIC−10 NB
CASE 751BQ
ISSUE B

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF b' AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
5. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM F.
6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and its trademarks are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLIC ATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Litreature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Phone: 421 33 790 2910

Europe, Middle East and Africa Technical Support: 0031 390 2910
Europe, Middle East and Africa Technical Support: 0031 390 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NCP1612/D

Downloaded from Arrow.com.