

16-Mb (1 M × 16) Static RAM with ECC and RadStop™ Technology

Radiation Performance

Radiation Data

- Total dose = 200 krad
- Embedded ECC for single-bit error correction^[1, 2]
- Soft error rate (both heavy ion and proton)
Heavy ions $\leq 1 \times 10^{-10}$ upsets/bit-day
- Neutron = 1.5×10^{11} N/cm²
- Dose rates:
 - $\geq 3.0 \times 10^8$ (rad(Si)/s) (R/W)
 - $\geq 2.0 \times 10^9$ (rad(Si)/s) (static)
- Dose rate latch-up survivability $\geq 5.0 \times 10^{10}$ (rad(Si)/s) (125°C)
- Latch-up immunity >60 MeV.cm²/mg (95°C)

Processing Flows

- V Grade - Class V flow in compliance with MIL-PRF 38535


Prototyping Options

- CYPT1061G prototype units with the same functional and timing as flight units using non-radiation hardened die in a 54-lead ceramic TSOP package

Features

- Temperature ranges
 - Military/Space: -55°C to 125°C
 - High speed
 - $t_{AA} = 10$ ns
 - Low active power
 - $I_{CC} = 90$ mA at 10 ns (typical)
 - Low CMOS standby power
 - $I_{SB2} = 20$ mA (typical)
 - 1.0 V data retention
 - Automatic power-down when deselected
 - TTL-compatible inputs and outputs
 - Easy memory expansion with $\overline{CE}$ and $\overline{OE}$ features
 - Available in Gold plated lead 54-lead ceramic TSOP package
- For a complete list of related documentation, [click here](#).

Logic Block Diagram





Contents

Functional Description	3	Ordering Information	12
Selection Guide	3	Ordering Code Definitions	12
Pin Configuration	3	Package Diagram	13
Maximum Ratings	4	Acronyms	14
Operating Range	4	Document Conventions	14
DC Electrical Characteristics	4	Units of Measure	14
Capacitance	5	Glossary	14
Thermal Resistance	5	Document History Page	15
AC Test Loads and Waveforms	5	Sales, Solutions, and Legal Information	16
Data Retention Characteristics	6	Worldwide Sales and Design Support	16
Data Retention Waveform	6	Products	16
AC Switching Characteristics	7	PSoC® Solutions	16
Switching Waveforms	8	Cypress Developer Community	16
Truth Table	11	Technical Support	16



Functional Description

CYRS1061G is a high-performance CMOS static RAM organized as 1M words by 16 bits with RadStop™ technology and embedded ECC. Cypress' state-of-the-art RadStop technology is radiation-hardened through proprietary design and process-hardening techniques. The 16-Mb fast asynchronous SRAM with the RadStop technology is also QML V certified with Defense Logistics Agency Land and Maritime (DLAM).

ECC logic can detect and correct single-bit error in read data word during read cycles.

This device has a single Chip Enable input and is accessed by asserting the Chip Enable input ($\overline{CE}$) LOW.

To perform data writes, assert the Write Enable ($\overline{WE}$) input LOW and provide the data and address on the device data pins (I/O_0 through I/O_{15}) and address pins (A_0 through A_{19}) respectively. The Byte High Enable ($\overline{BHE}$) and Byte Low Enable ($\overline{BLE}$) inputs control byte writes and write data on the corresponding I/O lines

to the memory location specified. $\overline{BHE}$ controls I/O_8 through I/O_{15} and $\overline{BLE}$ controls I/O_0 through I/O_7 .

To perform data reads, assert the Output Enable ($\overline{OE}$) input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O_0 through I/O_{15}). You can perform byte accesses by asserting the required byte enable signal ($\overline{BHE}$ or $\overline{BLE}$) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O_0 through I/O_{15}) are placed in a High-Z state when the device is deselected ($\overline{CE}$ HIGH), or control signals are de-asserted ($\overline{OE}$, $\overline{BLE}$, $\overline{BHE}$). Refer to the [Logic Block Diagram](#).

The CYRS1061G military device is available in 54-lead ceramic TSOP package with center power and ground (revolutionary) pinout.

For best practice recommendations, refer to the Cypress application note [AN1064, SRAM Board Design Guidelines](#).

Selection Guide

Description	3.3 V / 5.0 V	Unit
Maximum access time	10	ns
Maximum operating current	160	mA
Maximum CMOS standby current	50	

Pin Configuration

Figure 1. 54-Lead Ceramic TSOP II (22.4 x 11.84 x 3.038 mm) Package Pinout (Top View)^[3]

I/O_{12}	1	54	I/O_{11}
V_{CC}	2	53	V_{SS}
I/O_{13}	3	52	I/O_{10}
I/O_{14}	4	51	I/O_9
V_{SS}	5	50	V_{CC}
I/O_{15}	6	49	I/O_8
A_4	7	48	A_5
A_3	8	47	A_6
A_2	9	46	A_7
A_1	10	45	A_8
A_0	11	44	A_9
$\overline{BHE}$	12	43	NC
$\overline{CE}$	13	42	$\overline{OE}$
V_{CC}	14	41	V_{SS}
$\overline{WE}$	15	40	NC
CE_2	16	39	$\overline{BLE}$
A_{19}	17	38	A_{10}
A_{18}	18	37	A_{11}
A_{17}	19	36	A_{12}
A_{16}	20	35	A_{13}
A_{15}	21	34	A_{14}
I/O_0	22	33	I/O_7
V_{CC}	23	32	V_{SS}
I/O_1	24	31	I/O_6
I/O_2	25	30	I/O_5
V_{SS}	26	29	V_{CC}
I/O_3	27	28	I/O_4

Notes

1. This device does not support automatic write-back on error detection.
2. SER FIT Rate < 0.1 FIT/Mb. Refer [AN88889](#) for details.
3. NC leads are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage on V_{CC} relative to GND^[4] -0.5 V to +6.0 V

DC voltage applied to outputs in High Z state^[4] -0.5 V to $V_{CC} + 0.5$ V

DC input voltage^[4] -0.5 V to $V_{CC} + 0.5$ V

Current into outputs (LOW) 20 mA

Static discharge voltage (MIL-STD-883, Method 3015) > 2001 V

Latch up current > 140 mA

Operating Range

Range	Ambient Temperature	V_{CC}	Speed
Military/Space	-55 °C to +125 °C	2.2V to 3.6V 4.5V to 5.5V	10 ns 10 ns

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Military/Space		Unit
				Min	Max	
V_{OH}	Output HIGH voltage	$V_{CC} = \text{Min}, I_{OH} = -1.0 \text{ mA}$	2.2 V to 2.7 V	2.0	—	V
		$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.7 V to 3.0 V	2.2	—	
		$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	3.0 V to 3.6 V	2.4	—	
		$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	4.5 V to 5.5 V	2.4	—	
		$V_{CC} = \text{Min}, I_{OH} = -0.1 \text{ mA}$	4.5 V to 5.5 V	$V_{CC} - 0.4$	—	
V_{OL}	Output LOW voltage	$V_{CC} = \text{Min}, I_{OL} = 2 \text{ mA}$	2.2 V to 2.7 V	—	0.4	V
		$V_{CC} = \text{Min}, I_{OL} = 8 \text{ mA}$	2.7 V to 3.6 V	—	0.4	
		$V_{CC} = \text{Min}, I_{OL} = 8 \text{ mA}$	4.5 V to 5.5 V	—	0.4	
V_{IH}	Input HIGH voltage		2.2 V to 2.7 V	2.0	$V_{CC} + 0.3$	V
			2.7 V to 3.6 V	2.0	$V_{CC} + 0.3$	
			4.5 V to 5.5 V	2.0	$V_{CC} + 0.5$	
V_{IL}	Input LOW voltage		2.2 V to 2.7 V	-0.3	0.6	V
			2.7 V to 3.6 V	-0.3	0.8	
			4.5 V to 5.5 V	-0.5	0.8	
I_{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$		-5	+5	μA
I_{OZ}	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$, output disabled		-5	+5	
I_{CC}	V_{CC} operating supply current	$V_{CC} = \text{Max}, f = f_{MAX} = 1/t_{RC}$	100 MHz	—	160	mA
I_{SB1}	Automatic CE power-down current – TTL inputs	Max V_{CC} , $\overline{CE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$		—	60	
I_{SB2}	Automatic CE power-down current – CMOS inputs	Max V_{CC} , $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$ $V_{IN} \geq V_{CC} - 0.2 \text{ V}$, or $V_{IN} \leq 0.2 \text{ V}$, $f = 0$		—	50	

Capacitance


Parameter ^[4]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 3.3\text{ V}$	10	pF
C_{OUT}	I/O capacitance		10	

Thermal Resistance

Parameter ^[4]	Description	Test Conditions	Ceramic Flat Package	Unit
Θ_{JC}	Thermal resistance (junction to case)	Test according to MIL-PRF 38538	3.38	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms^[5]



Parameters	3.0 V	5.0 V	Unit
R1	317	317	Ω
R2	351	351	
V_{TH}	1.5	1.5	V
V_{HIGH}	3	3	

Notes

- Tested initially and after any design or process changes that may affect these parameters.
- Full device AC operation assumes a 100- μs ramp time from 0 to $V_{CC}(\text{min})$ and 100- μs wait time after V_{CC} stabilization.


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention	—	1.0	—	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	—	50.0	mA
$t_{CDR}^{[6]}$	Chip deselect to data retention time	—	0	—	ns
$t_R^{[6, 7]}$	Operation recovery time	$V_{CC} \geq 2.2$ V	10.0	—	
		$V_{CC} < 2.2$ V	12.0	—	

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

6. Tested initially and after any design or process changes that may affect these parameters.
7. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 100$ μ s or stable at $V_{CC(min.)} \geq 100$ μ s.



AC Switching Characteristics

Over the Operating Range

Parameter ^[8]	Description	10 ns		Unit
		Min	Max	
Read Cycle				
t _{power}	V _{CC} (typical) to the first access ^[9, 10]	100	–	s
t _{RC}	Read cycle time	10	–	ns
t _{AA}	Address to data valid	–	10	
t _{OHA}	Data hold from address change	3	–	
t _{ACE}	$\overline{\text{CE}}$ LOW to data valid	–	10	
t _{DOE}	$\overline{\text{OE}}$ LOW to data valid	–	5	
t _{LZOE}	$\overline{\text{OE}}$ LOW to low Z ^[11, 12, 13]	0	–	
t _{HZOE}	$\overline{\text{OE}}$ HIGH to High-Z ^[11, 12, 13]	–	5	
t _{LZCE}	$\overline{\text{CE}}$ LOW to low Z ^[11, 12, 13]	3	–	
t _{HZCE}	$\overline{\text{CE}}$ HIGH to High-Z ^[11, 12, 13]	–	5	
t _{PU}	$\overline{\text{CE}}$ LOW to Power-up ^[10]	0	–	
t _{PD}	$\overline{\text{CE}}$ HIGH to Power-down ^[10]	–	10	
Write Cycle ^[12, 13]				
t _{WC}	Write cycle time	10	–	ns
t _{SCE}	$\overline{\text{CE}}$ LOW to write end ^[10]	7	–	
t _{AW}	Address setup to write end	7	–	
t _{HA}	Address hold from write end	0	–	
t _{SA}	Address setup to write start	0	–	
t _{PWE}	$\overline{\text{WE}}$ pulse width	7	–	
t _{SD}	Data setup to write end	5	–	
t _{HD}	Data hold from write end	0	–	
t _{LZWE}	$\overline{\text{WE}}$ HIGH to low Z ^[11, 12, 13]	3	–	
t _{HZWE}	$\overline{\text{WE}}$ LOW to High-Z ^[11, 12, 13]	–	5	

Notes

8. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{\text{CC}} \geq 3$ V) and $V_{\text{CC}}/2$ (for $V_{\text{CC}} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{\text{CC}} \geq 3$ V) and 0 to V_{CC} (for $V_{\text{CC}} < 3$ V). Test conditions for the read cycle use output loading shown in part (a) of Figure 2 on page 5, unless specified otherwise.
9. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access is performed.
10. These parameters are guaranteed by design and are not tested.
11. t_{HZOE} , t_{HZCE} , t_{HZWE} , t_{LZOE} , t_{LZCE} , and t_{LZWE} are specified with a load capacitance of 5 pF as shown in (b) of Figure 2. Transition is measured ± 200 mV from steady state voltage.
12. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
13. Tested initially and after any design or process changes that may affect these parameters.



Switching Waveforms

Figure 4. Read Cycle No. 1^[14, 15]





Figure 5. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled, $\overline{\text{WE}}$ HIGH)^[15, 16]



Notes

14. The device is continuously selected, $\overline{\text{OE}} = V_{\text{IL}}$, $\overline{\text{CE}} = V_{\text{IL}}$, $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$ or both = V_{IL} .
15. $\overline{\text{WE}}$ is HIGH for read cycle.
16. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)^[17, 18]





Figure 7. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)^[17, 18]



Notes

17. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

18. Data I/O is in High-Z state if $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{BHE}} = V_{IH}$, and/or $\overline{\text{BLE}} = V_{IH}$.

19. The minimum write cycle width should be sum of t_{HZWE} and t_{SD} .

20. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[22, 23, 24]





Figure 9. Write Cycle No. 4 ($\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled)^[22, 23]



Notes

22. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

23. Data I/O is in High-Z state if $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{IH}$.

24. The minimum write cycle width should be sum of t_{HZWE} and t_{SD} .



Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
H	X ^[26]	X ^[26]	X ^[26]	X ^[26]	High-Z	High-Z	Power down	Standby (I_{SB})
L	L	H	L	L	Data out	Data out	Read all bits	Active (I_{CC})
L	L	H	L	H	Data out	High-Z	Read lower bits only	
L	L	H	H	L	High-Z	Data out	Read upper bits only	
L	X	L	L	L	Data in	Data in	Write all bits	
L	X	L	L	H	Data in	High-Z	Write lower bits only	
L	X	L	H	L	High-Z	Data in	Write upper bits only	
L	H	H	X	X	High-Z	High-Z	Selected, outputs disabled	
L	X	X	H	H	High-Z	High-Z	Selected, outputs disabled	

Note

26. The input voltage levels on these pins should be either at V_{IH} or V_{IL} .



Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at www.cypress.com/products


Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at cypress.com/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CYRS1061G30-10GGMB	002-18372	54-lead ceramic TSOP II package	Military
10	CYPT1061G30-10GGMB		54-lead ceramic TSOP II package, Prototype part	
10	5962R2020201VXC		54-lead ceramic TSOP II package, DLAM QML-V part	

Contact your local Cypress sales representative for availability of these parts



Ordering Code Definitions

CY XX 1 06 1 G XX - 10 GG X B



Package Diagram

Figure 10. 54-Lead Ceramic TSOP II (22.4 × 11.84 × 3.038 mm) Package Outline, 002-18372



Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A	2.416	3.038	E2	7.00	7.40
b	.300	.400	e	.80 BSC	
b2	.150	.250	f	1.588	2.096
c	.073	---	L	1.233 NOM (ref)	
D	22.173	22.633	M	14.173	14.427
D1	20.60	21.00	N	54	
E	11.636	12.036			

NOTES:

1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the area shown. The manufacturer's identification shall not be used as pin one identification mark.

002-18372 **



Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
DLAM	Defense Logistics Agency Land and Maritime
DNU	do not use
ECC	error correcting code
EDAC	error detection and correction
I/O	input/output
LET	linear energy transfer
OE	output enable
QML	qualified manufacturers list
SEC-DED	single error correction – double error detection
SEL	single-event latch-up
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
WE	write enable

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ns	nanosecond
%	percent
pF	picofarad
V	volt
W	watt

Glossary

Total Dose	Permanent device damage due to ions over device life
Heavy Ion	Instantaneous device latch up due to single ion
LET	Linear energy transfer (measured in MeVcm ²)
krad	Unit of measurement to determine device life in radiation environments.
Neutron	Permanent device damage due to energetic neutrons or protons
Prompt Dose	Data loss of permanent device damage due to X-rays and gamma rays <20 ns
RadStop Technology	Cypress's patented Rad Hard design methodology
QML V	Space level certification from DSCC.
DLAM	Defense Logistics Agency Land and Maritime
LSBU	Logical Single Bit Upset. Single bits in a single correction word are in error.
LMBU	Logical Multi Bit Upset. Multiple bits in a single correction word are in error



Document History Page

Document Title: CYRS1061G, 16-Mb (1 M × 16) Static RAM with ECC and RadStop™ Technology Document Number: 002-27271			
Rev.	ECN No.	Submission Date	Description of Change
**	6613597	07/16/2019	New datasheet.
*A	6741437	01/10/2020	Updated dose rates in Features Changed Thermal Resistance to 3.38 from 3.6 Updated Ordering Information



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2019-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.