To our customers,

---

**Old Company Name in Catalogs and Other Documents**

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

---

April 1st, 2010
Renesas Electronics Corporation

---

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

“Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

“Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
MOS INTEGRATED CIRCUIT

Phase-out/Discontinued

μPD71059

Interrupt Control Unit

NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.
The uPD71059 is a programmable interrupt control unit (ICU) for use in microcomputer systems. After processing interrupt request input signals on eight different inputs, each assigned a priority level, the uPD71059 relays the request with the highest priority to the CPU. In extended mode it is possible to use multiple uPD71059s to permit processing of up to 64 interrupt request lines. The uPD71059 offers the added benefit of low power consumption due to its CMOS construction.

Features

- uPD8085AH compatible (CALL mode)

- uPD70108 (also known as the V20\textsuperscript{TM})/uPD70116 (also known as the V30\textsuperscript{TM}) compatible (vector mode)

- uPD71059-10 can be connected with the uPD70108-10 and uPD70116-10 with no wait states

- Eight interrupt request inputs

- 64 interrupt request inputs (extended mode)

- Interrupt request inputs can be either edge- or level-triggered

- Request masking possible through masked registers

- Programmable priority levels

- Polling operation possible

- Single power supply

- CMOS construction
### Ordering Information

<table>
<thead>
<tr>
<th>Product Name</th>
<th>Package</th>
<th>Data Delay (vs. address) ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>uPD71059C</td>
<td>28-pin plastic DIP (600 mil)</td>
<td>200</td>
</tr>
<tr>
<td>uPD71059C-10</td>
<td>28-pin plastic DIP (600 mil)</td>
<td>120</td>
</tr>
<tr>
<td>uPD71059GB-3B4</td>
<td>44-pin plastic QFP (resin thickness: 2.70 mm)</td>
<td>200</td>
</tr>
<tr>
<td>uPD71059GB-10-3B4</td>
<td>44-pin plastic QFP (resin thickness: 2.70 mm)</td>
<td>120</td>
</tr>
<tr>
<td>uPD71059GU</td>
<td>28-pin plastic SOP (600 mil)</td>
<td>200</td>
</tr>
<tr>
<td>uPD71059GU-10</td>
<td>28-pin plastic SOP (600 mil)</td>
<td>120</td>
</tr>
<tr>
<td>uPD71059L</td>
<td>28-pin PLCC</td>
<td>200</td>
</tr>
<tr>
<td>uPD71059L-10</td>
<td>28-pin PLCC</td>
<td>120</td>
</tr>
</tbody>
</table>
Phase-out/Discontinued

Pin Configuration (Top View)

D7-D0  : Data Bus
CS     : Chip Select
RD     : Read Strobe
WR     : Write Strobe
A0     : Address
INTP7-INTP0 : Interrupt Request from Peripheral
INT    : Interrupt
INTAK  : Interrupt Acknowledge
SV/(BUF/W) : Slave/Buffer Read Write
SA2-SA0 : Slave Address
VDD    : Power Supply
GND    : Ground
IC     : Internally Connected
uPD71059 Block Diagram
## Contents

1. Block Function .............................................. 1-1

2. Pin Functions .................................................. 2-1

3. The uPD71059 Interrupt Operation ......................... 3-1
   3.1 CALL Mode (uPD8085AH Mode) ............................. 3-1
   3.2 Vector Mode (uPD70108/70116 Mode) ...................... 3-5

4. The uPD71059 Control Word ................................... 4-1
   4.1 Initializing Words ........................................... 4-1
   4.2 Command Words .............................................. 4-10

5. Various Modes .................................................. 5-1
   5.1 Modes Related to CPU Used ................................. 5-1
   5.2 Modes Related to Interrupt System Scale ................ 5-1
   5.3 Modes Related to Nesting .................................. 5-9
   5.4 FI Commands and Changing of Priority Levels .......... 5-12
   5.5 Other Modes and Commands ................................ 5-16

6. Electrical Specifications ...................................... 6-1

7. Package Outlines ............................................. 7-1
1. Block Function

Nine function blocks comprising uPD71059 are described below.

1.1 Data Bus Buffer

This is an 8-bit, 3-state bidirectional buffer working as an interface between a uPD71059 and the system data bus. When the CPU executes the IN and OUT instruction to a uPD71059, control words (initialize and command words), internal register data, and polling data are exchanged through this buffer. When processing an actual interrupt signal, the CALL instruction (OP code (0CDH) + interrupt address) and interrupt vector No. are also sent to the CPU through this buffer.

1.2 Read/Write Control

This block analyzes input information from the system bus and signals from the internal control logic to control the data bus buffer and internal registers.

1.3 Initialize Word and Command Word Registers Group

These registers store initializing words IW1 through IW4, as well as PFCW (priority and finish control word) and MCW (mode control word) of the command words. The CPU cannot read these registers.

1.4 Interrupt Mask Register (IMR)

The interrupt mask register (IMR) stores the interrupt mask word (IMW) of the command words. If bit n of this register is "1", the interrupt request INTPn is not accepted by a uPD71059. The CPU can read this register.
1.5 Interrupt Request Register (IRR)

For interrupt inputs of eight levels, the interrupt request register (IRR) has information that shows all levels that are making requests at present. Bits 7 through 0 of this register correspond to eight interrupt levels INTP7 through INTP0, respectively, showing that INTPn is making the request if bit n is "1". The CPU can read this register.

1.6 In-service Register (ISR)

The in-service register has information that shows all the interrupt levels currently in service. It shows the interrupt routine to INTPn is in service if bit n is 1. The CPU can read this register.

1.7 Priority Decision Logic

This logic decides the interrupt request which should receive the highest priority. The decision is made based on the current interrupt mask status, interrupt service status, mode status and other types of information.

1.8 Control Logic

The control logic is the core block of a uPD71059 and controls INT signal and INTAK sequences based on signals received from several blocks.

1.9 Slave Control

The slave control functions in a large interrupt system formed by cascade-connecting several uPD71059s. Pins SA2 through SA0 are connected for the master uPD71059 to designate one slave. If it is a master, this block outputs a slave address. If it is a slave, it compares slave addresses received and its own slave No.
2. Pin Functions

2.1 D7 - D0 (Data Bus) ... 3-state Input and Output

This is an 8-bit, 3-state bidirectional data bus. Connected to the system data bus, this bus transfers data. When $\overline{CS} = 0$ or when data is sent to the CPU in the INTAK sequence, this bus becomes active. In other states, the data bus goes high impedance.

2.2 $\overline{CS}$ (Chip Select) ... Input

$\overline{CS}$ is the signal to select a uPD71059 when the CPU reads or writes to the uPD71059 on IN or OUT instructions, respectively. The $\overline{RD}$ and $\overline{WR}$ signals to the uPD71059 becomes effective when the level of $\overline{CS}$ is low. $\overline{CS}$ is not involved in the INTAK sequential operation.

2.3 $\overline{RD}$ (Read Strobe) ... Input

The level of $\overline{RD}$ is changed to low and reads the internal registers IMR, IRR and ISR of a uPD71059 and the polling data in polling operations.

2.4 $\overline{WR}$ (Write Strobe) ... Input

The level of $\overline{WR}$ is changed to low when initializing words IW1 through IW4 and command words IMW, PFCW and MCW in a uPD71059 are written.

2.5 A0 (Address) ... Input

A1 is used when the CPU reads and writes to a uPD71059 and designates commands and data. Table 2-1 shows the relationship between read/write operations and control signals ($\overline{CS}$, $\overline{RD}$, $\overline{WR}$ and A0). Normally, A0 pin is connected to A0 line of the address bus.

2-1
Table 2-1  Read/Write to a uPD71059

<table>
<thead>
<tr>
<th>CS</th>
<th>RD</th>
<th>WR</th>
<th>AO</th>
<th>Other Conditions</th>
<th>A uPD71059 Operation</th>
<th>CPU Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>IRR set by MCW</td>
<td>IRR → Data Bus</td>
<td>IRR read</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ISR set by MCW</td>
<td>ISR → Data Bus</td>
<td>ISR read</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Polling phase*1</td>
<td>Polling data → Data Bus</td>
<td>Polling</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>IMR → Data Bus</td>
<td>IMR read</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D4 = 1</td>
<td>Data Bus → IW1 Register</td>
<td>IW1 write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(D4 = 0).(D3 = 0)</td>
<td>Data Bus → PFCW Register</td>
<td>PFCW write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(D4 = 0).(D3 = 1)</td>
<td>Data Bus → MCW Register</td>
<td>MCW write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>*2</td>
<td>Data Bus → IW2 Register</td>
<td>IW2 write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Data Bus → IW3 Register</td>
<td>IW3 write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Data Bus → IW4 Register</td>
<td>IW4 write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>After initializing</td>
<td>Data Bus → IMR</td>
<td>IMW write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td>-</td>
<td>Data Bus: High Impedance</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>-</td>
<td>Data Bus: High Impedance</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>-</td>
<td>Disable</td>
<td></td>
</tr>
</tbody>
</table>

*1. In the polling phase, polling data is read in preference to IRR and ISR.
*2. Refer to "Initialized Sequence" to write IW2 through IW4.

2.6 INTP7 - INTP0 (Interrupt Request from Peripheral) ... Input

These eight pins are an asynchronous interrupt request input. A selection between the edge or level trigger modes is performed by initializing word IW1. These pins are pulled up, and their power consumption is smaller during high-level input than during low-level input.
2.7 INT (Interrupt) ... Output

This pin is an interrupt request output from a uPD71059 to the CPU or the master uPD71059. When an interrupt request from peripheral device is input to Pin INTP and then this uPD71059 acknowledges it, the level of INT output becomes high, to generate an interrupt request to the CPU or master uPD71059.

Note: If a write is made to the uPD71059 with the INT output at high level, the INT output goes to low level while WR is low.

2.8 INTAK (Interrupt Acknowledge) ... Input

INTAK is a signal from the CPU to acknowledge an interrupt to the uPD71059. After acknowledging an interrupt request from the uPD71059, the CPU returns three low-level pulses (uPD8085A) or two of them (uPD70108/70116) to this pin. Synchronizing to these pulses, the uPD71059 sends a CALL instruction to the CPU in three bytes or an interrupt vector No. in one byte through a data bus.

2.9 SV/BUF/W (Slave/Buffer Read Write) ... Input and Output

This pin has two functions. In a non-buffer mode, it becomes an SV input, and uPD71059 operates in the slave mode when a low level is input. It operates in the master mode when a high level is input. An SV input will have no meaning when set to the single mode by the initialize word IW1.

In the buffer mode, this pin becomes a BUF/W output. This output becomes low level when the uPD71059 changes its own data bus to an output state. This signal provides easy control of a bus transceiver in a system that has a bus transceiver added to its data bus.
2.10 SA2 - SA0 (Slave Addresses) ... Input and Output

These pins have a function in a large-scale system connecting upD71059s in cascade. In a large-scale system, the master has to designate one slave by outputting slave addresses 0 through 7 using these three signals. These pins become output in the master mode and input in the slave mode.

Note: In the single mode, SA2 through SA0 become output, but the output values have no meaning.

2.11 V_DD (Power Supply)

This is a positive power pin.

2.12 GND (Ground)

This is a GND potential.

2.13 IC (Internally Connected)

Nothing can be connected to this pin.
3. The uPD71059 Interrupt Operation

A series of operations after the uPD71059 has received interrupt request signals from peripheral devices is described below. First, the uPD71059 selects the one of those interrupts and generate an interrupt request INT to the CPU. If the CPU acknowledges INT from the uPD71059, then the uPD71059 sends interrupt start address information to the CPU.

In uPD71059s, operations when an INT is acknowledged by the CPU called the INTAK sequence are divided roughly into two types. The selection is made matching the CPU to be operated and can be set by either writing the initializing word IW4 or through an SV pin input.

One is a CALL mode (V/Ć bit = 0 with IW4). When an interrupt request is acknowledged by the CPU, the uPD71059 outputs 3-byte data (OP code (0CDH) + interrupt routine address) to the data bus in its INTAK sequence. The CPU receives these three bytes as a CALL instruction and can execute the interrupt routine. This CALL mode is used in a system that utilizes a uPD8085AH as a CPU. The other operation is a vector mode (V/Ć bit = 1 with IW4). The uPD71059 outputs a one-byte interrupt vector No. to the data bus in the INTAK sequence. The CPU generates an interrupt routine address using that vector No. to execute the routine. This vector mode is used in systems that have a uPD70108/70116 as a CPU.

3.1 CALL Mode (The uPD8085AH Mode)

In the CALL mode, interrupt routine addresses are set using initializing words IW1 and IW2 during initialization. In this case, the addresses to be set are only the higher 11 of 16 bits, A15 through A5. The remaining lower bits are set by the uPD71059 in accordance with the eight interrupt levels. By setting an AG4 (address gap 4-byte) bit of IW1, the lower bits to be set by the uPD71059 are five bits (AG4 = 1) or six bits (AG4 = 0), and address with 4- and 8-byte spacing are output, respectively, to interrupt levels 0 through 7.
**Phase-out/Discontinued**

Fig. 3-1 CALL Mode Interrupt Sequence

- **Address Higher Byte**

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A15</td>
<td>A14</td>
<td>A13</td>
<td>A12</td>
<td>A11</td>
<td>A10</td>
<td>A9</td>
<td>A8</td>
</tr>
</tbody>
</table>

- **Address Lower Byte**

  \[ AG4 = 1 \text{ (4-Byte Spacing Address)} \]

<table>
<thead>
<tr>
<th>Interrupt Level</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTP0</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP1</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP2</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP3</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP4</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP5</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP6</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP7</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
AG4 = 0 (8-Byte Spacing Address)

<table>
<thead>
<tr>
<th>Interrupt Level</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTP0</td>
<td>A7</td>
<td>A6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP1</td>
<td>A7</td>
<td>A6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP2</td>
<td>A7</td>
<td>A6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP3</td>
<td>A7</td>
<td>A6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP4</td>
<td>A7</td>
<td>A6</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP5</td>
<td>A7</td>
<td>A6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP6</td>
<td>A7</td>
<td>A6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP7</td>
<td>A7</td>
<td>A6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Note: When AG4 = 0, bit A5 is ignored.

Figure 3-2 shows the basic interrupt operation sequence in the CALL mode.
Fig. 3-2 CALL Mode Interrupt Sequence

Peripheral Circuit
(Connected to INTPi)

Generate interrupt request in INTPi

Hold INTPi in high level

Set bit i of IRR

CPU (uPD8085AH)
(Interrupt Enable)

Is INTPi highest priority?

No

Yes

Generate INT for INTPi

Generate INTRAX pulse when INT is received

Output CALL Instruction code (OCDI) to data bus

Fetch CP code (OCIDH)

Output address lower byte (AD_L) to data bus

Fetch AD_L

Set bit i of ISR Output address higher byte (AD_H) to data bus

Fetch AD_H

Execute interrupt routine

Reset bit i of IRR

Reset bit i of ISR

*: The INTPi should be maintained at a high level until the first INTRAX pulse to the interrupt request is generated.
3.2 Vector Mode (upD70108/70116 Mode)

In the vector mode, the higher five bits V7 through V3 of an interrupt vector No. are set by initializing word IW2 during initialization. The upD71059 sets the lower three bits in accordance with the eight interrupt levels. By this, eight successive interrupt Nos. can be output to the interrupt levels INTP0 through INTP7.

Fig. 3-3 Vector Nos. Output in Vector Mode

<table>
<thead>
<tr>
<th>Interrupt Level</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTP0</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP1</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>INTP2</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>INTP3</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INTP4</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>INTP5</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>INTP6</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>INTP7</td>
<td>V7</td>
<td>V6</td>
<td>V5</td>
<td>V4</td>
<td>V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The CPU receives a one-byte vector No. and can obtain an interrupt vector based on it. The upD70108/70116 obtains an interrupt vector as shown in Figure 3-4.
Fig. 3-4 Interrupt Vector of uPD70108/70116

Vector Table Address

- O00H
- O04H
- O08H
- 3F8H
- 3FCCH

Interrupt Vector Table

<table>
<thead>
<tr>
<th>Vector No. x 4</th>
<th>Program counter word</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Interrupt vector table address is obtained by multiplying vector No. four times.)</td>
<td></td>
</tr>
<tr>
<td>Vector 0</td>
<td>Program segment word</td>
</tr>
<tr>
<td>Vector 1</td>
<td></td>
</tr>
<tr>
<td>Vector 2</td>
<td></td>
</tr>
<tr>
<td>Vector 254</td>
<td></td>
</tr>
<tr>
<td>Vector 255</td>
<td></td>
</tr>
</tbody>
</table>

Figure 3-5 shows the basic sequence of an interrupt operation in the vector mode.
*: The INTPi should be maintained at a high level until the first INTAK pulse to the interrupt request is generated.
4. The uPD71059 Control Word

The control words of a uPD71059 can be divided roughly into two types - initialize and command words. There are four initializing words, IW1 through IW4. These words initialize the uPD71059 and must be written at least once. The writing sequence of these four words is decided by the initializing sequence, such that random writing of one word is not possible.

The command words comprise three types - IMW (interrupt mask word), PFCW (priority and finish control word), and MCW (mode control word). These words can be written freely after initialization.

![Fig. 4-1 Control Words of a uPD71059](image)

4.1 Initializing Words

(1) Initializing sequence

When data is written in a uPD71059 after setting A0 = 0 and D4 = 1, data is always accepted as IW1, which results in a default initializing as shown below. The initialization sequence based on IW1, as shown in Fig. 4-2, starts.
Default Initialization

(i) The edge trigger circuit of INTP input is reset, and IRR is cleared in the edge trigger mode.

(ii) ISR and IMR are cleared.

(iii) IR7 receives the lowest priority. (INTP0 receives the highest)

(iv) The exceptional nesting mode is released, and the register to be read is set to IRR.

(v) Register IW4 is cleared and the normal nesting mode, non-buffer mode, FI command mode, and CALL mode are set.

IW2 must be written in a uPD71059 after the initialization sequence, based on IW1, is started.
Next to IW2, whether IW3 or IW4 is written or not, is able to set beforehand using SNGL and I4 bits during IW1 writing. For example, when SNGL = 1 and I4 = 1 are set in advance, IW4 is written in a uPD71059 instead of IW3.
Fig. 4-2 Initializing Sequence

IW1
A0=0, D4=1

IW2
A0=1

SNGL=0, H=1

SNGL=0, H=0

SNGL=1, H=1

SNGL=1, H=0

IW3
A0=1

IW3
A0=1

IW4
A0=1

End Initialization

SNGL and I4 bits are set.
Default initialization.
**Phase-out/Discontinued**

Fig. 4-3 Initializing Word Format

- **IW1**

  A0  D7  D6  D5  D4  D3  D2  D1  D0

  U  A7  A6  A5  1  LEV  AG4  SNGL  I4

  The higher 3 bits of the lower byte of the interrupt routine address in CALL mode

  IW4 selection
  1  IW4 write
  0  IW4 not written

  Interrupt scale
  1  Single mode
  0  Extended mode

  CALL mode address gap
  1  4 bytes
  0  8 bytes

  INTP input trigger
  1  Level trigger mode
  0  Edge trigger mode

- **IW2**

  A0  D7  D6  D5  D4  D3  D2  D1  D0

  1  A15/V7  A14/V6  A13/V5  A12/V4  A11/V3  A10  A9  A8

  A15-A8: Higher byte of interrupt routine address in CALL mode

  V7-V3: The higher 5 bits of interrupt vector number in Vector mode
IWX

Master Mode:

Slave Mode:

Slave Nos.

0 0 0 0
0 0 1 1
0 1 0 2
0 1 1 3
1 0 0 4
1 0 1 5
1 1 0 6
1 1 1 7
Phase-out/Discontinued

IW4

A0  D7  D6  D5  D4  D3  D2  D1  D0
    1  0  0  0  EXTN  VUF  BSV  SFI  V/C

CPU Select
   1  Vector mode
   0  CALL mode

FI Mode
   1  Self FI mode
   0  FI command mode

Buffer Mode

<table>
<thead>
<tr>
<th>BJF</th>
<th>BSV</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Extended Nest
   1  Extended nest mode
   0  Normal nest mode
A7 - A5 are the higher three bits of a lower byte of an interrupt routine address given to the CPU in the CALL mode. (Refer to 3.1 CALL Mode.)
The LEV bit (level trigger mode) sets the trigger mode of the INTP input. The level trigger mode is set up when LEV = 1. The rising edge trigger mode is established when LEV = 0. (Refer to 5.5.)
The bit AG4 (Address Gap 4-byte) sets the spacing of the interrupt routine address in the CALL mode. Addresses with 4-byte and 8-byte spacings are generated when AG4 = 1 and AG4 = 0. As an example, when an address 1000H is generated into INTP0, 1004H and 1008H are generated into INTP1 with AG4 = 1 and AG4 = 0.
The SNGL (single mode) designates the scale of the interrupt system. SNGL = 1 designates the single mode to use only one uPD71059 (small-scale system). SNGL = 0 designates the extended mode to use more the two uPD71059s in cascade (large-scale system). In the single mode with SNGL = 1, setting of the master/slave by SV input or IW4 loses any meaning. (Refer to 5.2.)
Bit I4 decides whether or not to perform IW4 writing and instructs IW4 writing when I4 = 1.
(3) IW2

<table>
<thead>
<tr>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A15/V7</td>
<td>A14/V6</td>
<td>A13/V5</td>
<td>A12/V4</td>
<td>A11/V3</td>
<td>A10</td>
<td>A9</td>
<td>A8</td>
</tr>
</tbody>
</table>

A15 through A8 are a higher byte of the interrupt routine address given to the CPU in the CALL mode. (Refer to 3.1 - CALL Mode.)

V7 through V3 are the five higher bits of the interrupt vector No. given to the CPU in the vector mode. (Refer to 3.2 - Vector Mode.)

(4) IW3

<table>
<thead>
<tr>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>S7</td>
<td>S6</td>
<td>S5</td>
<td>S4</td>
<td>S3</td>
<td>S2</td>
<td>S1</td>
<td>S0</td>
</tr>
</tbody>
</table>

These initializing words are needed only in the extended mode (large-scale interrupt system) and have a meaning only in this mode.

In the master mode (when SNGL = 0 with non-buffer mode and SV input = High or when SNGL = 0 with buffer mode and BSV = 1), eight bits of IW3 become S7 through S0 to instruct whether INTP7 through INTP0 are slaves or not, respectively. As an example, when S2 = 1, the master uPD71059 decides that the interrupt request from INTP2 is a request from a slave uPD71059 and outputs "2" (corresponding to INTP2) to pins SA2 through SA0. In this case the master does not output the interrupt routine address or interrupt vector No. Instead, a slave uPD71059 connected to INTP2 performs this operation. When S2 = 0, the master performs all necessary operations for requests from INTP2.
In the slave mode (when SNGL = 0 with non-buffer mode and $S_V$ input = low or when SNGL = 0 with buffer mode and $BS_V = 0$), the lower three bits of IW3 become SN2 through SN0 (Slave Numbers), setting the slave No. of this particular upD71059. When the master outputs a slave address to pins SA2 through SA0, each slave compares the value and slave No. set for itself. Each slave knows that the interrupt request made by it has been accepted when both numbers coincide and outputs an interrupt routine address or interrupt vector No. to the data bus.

(5) IW4

<table>
<thead>
<tr>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>EXTN</td>
<td>BUF</td>
<td>BSV</td>
<td>SFI</td>
<td>V/C</td>
</tr>
</tbody>
</table>

EXTN (Extended nesting Mode) bits set the nesting mode. When EXTN = 0, the normal nesting mode is set up, while the extended nesting mode is established when EXTN = 1. (Refer to 5.3.) The bits BUF (Buffer) and BS$V$ (Buffered slave) have a meaning only when they are in pairs and set the buffer mode and master/slave. The non-buffer mode is set when BUF = 0, and BS$V$ loses its meaning. The buffer mode is established when BUF = 1, and the master mode is set when BS$V = 1$, while the slave mode is established when BS$V = 0$. (Refer to 5.2.) The bit SFI (Self-finish Interrupt Mode) sets the FI mode. When SFI = 0, the FI command mode is established, and the corresponding bit of ISR is reset when the CPU issues the FI command to a uPD71059, indicating that the processing of the applicable interrupt has ended. When SFI = 1, the self FI mode is established, and the uPD71059 resets the applicable ISR bit by itself when the INTak sequence ends, and the CPU does not have to issue the FI command. (Refer to 5.4.)
The V/\bar{C} (Vector/Call) bit sets the vector and call modes. The vector mode is set when V/\bar{C} = 1, while the call mode is established when V/\bar{C} = 0. The setting is made matching the CPU to be used.

4.2 Command Words

The command words give various commands to a uPD71059 during its operation to change interrupt request masks and priority orders, to poll, to end interrupt processing, or to do other functions.

Fig. 4-4 Command Word Format

<table>
<thead>
<tr>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>M7</td>
<td>M6</td>
<td>M5</td>
<td>M4</td>
<td>M3</td>
<td>M2</td>
<td>M1</td>
<td>M0</td>
</tr>
</tbody>
</table>

Interrupt Mask

| 1 | Applicable interrupt level mask |
| 0 | Applicable interrupt level non-mask |
Phase-out/Discontinued

0  FFCW

A0  D7  D6  D5  D4  D3  D2  D1  D0
0  RP  SIL  FI  0  0  IL2  IL1  IL0

Internal Level

| 0 0 0 0 0 |
| 0 0 1 1 1 |
| 0 1 0 2 2 |
| 0 1 1 3 3 |
| 1 0 0 4 4 |
| 1 0 1 5 5 |
| 1 1 0 6 6 |
| 1 1 1 7 7 |

Priority Rotation and FI Command

| 0 0 1 | No level designation | Without rotation | Normal FI command |
| 1 0 1 | FI command | With rotation | Normal rotation FI command |
| 0 1 1 | | Without rotation | Specific FI command |
| 1 1 1 | With level designation | With rotation | Specific rotation FI command |
| 0 1 0 | Non-FI command | Without rotation | No operation |
| 1 1 0 | | With rotation | Specific rotation command |
| 0 0 0 | No level designation | Without rotation | Self-FI mode rotation reset |
| 1 0 0 | With rotation | Self-FI mode rotation set |

4-11
(1) IMW (Interrupt Mask Word)

This word masks the IRR and disables the corresponding INTP requests. This word also masks the ISR in the exceptional nesting mode. (Refer to 5.3.)
(2) PFCW (Priority and Finish Control Word)

This word sets the FI command that declares the end of interrupt processing (routine) and command that changes interrupt request priority orders.

The RP (Rotate Priority) bit changes (rotates) priority orders of interrupt requests, changing when RP = 1. A uPD71059 has eight INTP input pins. Their priority order is circular as shown in Figure 4-5. By setting a level as the lowest priority, the priority order of the remaining seven levels is unilaterally decided. (INTP7 has the lowest priority when initialization ends.) The lowest level priority can be changed (rotated) by making RP = 1. (Refer to 5.4.)

Fig. 4-5 INTP Priority Order

- When INTP7 has the lowest priority
  
  (Highest)
  INTP0 > INTP1 > INTP2 > INTP3 > INTP4

  (Lowest)
  INTP5 > INTP6 > INTP7

- When INTP2 has the lowest priority
  
  (Highest)
  INTP3 > INTP4 > INTP5 > INTP6 > INTP7

  (Lowest)
  INTP0 > INTP1 > INTP2
The bit SIL (Specify Interrupt Level) is set to 1 when changing the priority order or designating an interrupt level to the FI command. When SIL = 1, the levels expressed by bits IL2 through IL0 are designated as the lowest priority level (when RP = 1) and end the interrupt level (when FI = 1). (Refer to 5.4.) Bits IL2 through IL0 (Interrupt Level) show interrupt levels to be designated when SIL = 1.

(3) MCW (Mode Control Word)

<table>
<thead>
<tr>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>SNM</td>
<td>EXCN</td>
<td>0</td>
<td>1</td>
<td>POL</td>
<td>SR</td>
<td>IS/IR</td>
</tr>
</tbody>
</table>

This word is used to set one of register to be read and exceptional nesting modes and to poll. The SNM (Set Nesting Mode) and EXCN (Exceptional Nesting Mode) bits are used in pairs and set or release the Exceptional Nesting Mode. No operation is performed when SNM = 0. The exceptional nesting mode is set if EXCN = 1 and is released if EXCN = 0 when SNM = 1. (Refer to 5.3.) Set the POL (polling) bit to 1 for polling operation. (Refer to 5.5.)

The SR (Set Register) and IS/IR (In-service/Interrupt Request) bits are used in pairs, but do not function if SR = 0. They are set as a register to read ISR if IS/IR = 1 and IRR if IS/IR = 0, when set SR = 1. (Refer to 5.5.)
5. Various Modes

A uPD71059 is set in various modes depending on the initializing and command words. These modes are described below.

5.1 Modes Related to CPU Used

(1) CALL mode

In this mode, a uPD71059 gives a CALL instruction (OP code (0CDH) + 2-byte address) to the CPU, and the uPD8085AH is used as the CPU. (Refer to 3.1.)

(2) Vector mode

In this mode, the uPD71059 gives a one-byte interrupt vector No. to the CPU, and the uPD70108/70116 is used as the CPU. (Refer to 3.2.)

5.2 Modes Related to Interrupt System Scale

In uPD71059, roughly two modes selected depending on the scale of the interrupt system. One is the single mode which is to be used in systems that use only one uPD71059. The other is the extended mode which is used in systems that have several uPD71059s in cascade connection. In extended systems, one master and several slaves (maximum eight slaves) exist, requiring a selection between the master and slave modes. A master/slave selection in the single mode has no significance.

Fig. 5-1 Single, Master and Slave Modes

```
  uPD71059
    ↓
  Single Mode
    ↓
  Extended Mode
    ↓
  Master Mode
    ↓
  Slave Mode
```

5-1
(1) Single mode

This mode is used when there are eight or less interrupt requests. It is an ordinary operation mode of the uPD71059 and functions as described in 3, The uPD71059 Interrupt Operation. SA2 through SA0 become output states, but the values output by them have no significance.

Fig. 5-2 Single Mode System

(2) Extended mode

In the Extended Mode, interrupt requests to a maximum of 64 levels can be processed using several uPD71059s (construction of master + 8 slaves).

Figure 5-3 shows an example of an extended system with three slaves.
Fig. 5-3 Example of Extended System (with 3 slaves)
Phase-out/Discontinued

1 Master Mode

A master mode is established on a uPD71059 used as the master of the extended system. In the master mode, S7 through S0 are set with IW3, and the master operation differs depending on whether each bit is 1 or 0. Let us consider an interrupt request generated at INTPn.

The master functions in the same way during the time as the single mode when the bit Sn is 0. Pins SA2 through SA0 only output a low level.

When bit Sn is 1, the master functions properly as a master. Sn = 1 is an interrupt request from a slave. The master outputs n to the slave address pins SA2 through SA0 on the first INTAK pulse operation by the CPU and leaves the remaining INTAK sequential operation to the slave n.

2 Slave Mode

The slave mode is set on a uPD71059 used as a slave in an extended system. In the slave mode, the slave Nos. represented by SN2 through SN0 of IW3 show to which INTP pins of the master the connection is made.

When a slave receives an interrupt request from the peripheral circuit, the slave sends an interrupt request to the master by an INT output if the request deserves a priority. When the request is accepted by the CPU through the master, the master outputs slave addresses to pins SA2 through SA0 until the INTAK sequence ends in selecting the slave that has sent the interrupt request using the first INTAK pulse from the CPU. The slave compares the slave address inputs of SA2 through SA0 and slave Nos. SN2 through SN0 possessed by the slave and if they coincide, performs the remaining INTAK sequential operation.

5-4
The master outputs Slave Address = 0 in the INTAK sequence of an interrupt from other than a slave and a slave should not be connected to INTP0 of the master when the number of slaves to be used is less than eight.

Figures 5-4 and 5-5 show operating sequences when an interrupt is made by a slave in the extended mode.
Fig. 5-4 Interrupt from Slave (CALL Mode)

Peripheral Circuit (Connected to INTPi in slave)

Interrupt request is made to INTPi

Hold INTPi in high level

Slave (SN = n)

Set bit i of IRR

Is INTPi highest priority?

Yes

Generate INT for INTPi

Set bit n of IRR

Is INTnPn highest priority?

Yes

Generate INT for INTnPn

CPU

Generate INTAK pulse after accepting INT

1st

Output CDH and n to data bus and SA2-SA0, respectively

Fetch OP code (CDH)

Generate INTAK pulse

2nd

Output address lower byte (ADL) to data bus

Fetch ADL

Set bit i of ISR

Output address higher byte (ADH) to data bus

Set bit n of ISR

Fetch ADH

3rd

Execute interrupt routine

Slave (SN = 1)

Reset bit i of IRR

Reset bit n of IRR

* : The INTPi should be maintained at a high level until the first INTAK pulse to that interrupt request is generated.
Fig. 5-5 Interrupt from Slave (Vector Mode)

Peripheral Circuit (Connected to INTPi in slave)
- Generate interrupt request to INTPi
  - Hold INTPi in high level

Slave (SN = n)
- Set bit i of IRR
  - Is INTPi highest priority?
    - No
    - Generate INT for INTPi
    - Set bit n of IRR
    - Is INTn highest priority?
      - No
      - Generate INT for INTn
      - Output n to SA2 - SA0
    - Yes
      - Generate INT for INTn
      - Set bit n of ISR
      - Accept Vector No.
      - Execute interrupt routine
      - Issue FI command to INTPi of slave

Master (SN = 1)
- Set bit n of IRR
- Is INTn highest priority?
  - No
  - Generate INT for INTn
  - Output n to SA2 - SA0
  - Set bit n of ISR
  - Accept Vector No.
  - Execute interrupt routine
  - Issue FI command to INTPn of master

CPU
- Generate INTAX pulse after accepting INT
- 1st
- Generate INTAX pulse
- 2nd

*: The INTPi should be maintained at a high level until the first INTAX pulse to that interrupt request is generated.
(3) Buffer and Non-buffer Modes

When the system scale is large and a buffer is needed in the uPD71059 data bus, the process for producing the signal which decides the buffer direction becomes very complex. For this reason, a uPD71059 has a buffer mode to feed this signal from the Pin \( \overline{SV}/(BUFR/W) \). In the buffer mode, the function of \( \overline{SV}/(BUFR/W) \) becomes BUFR/W output, indicating that data is output by the uPD71059 when BUFR/W = 0.

In the buffer mode, \( \overline{SV} \) input is no longer possible, and selection of master/slave in the extended mode is performed by IW4.

Fig. 5-6 Buffer Mode

Note 1: D determines data direction
   Low level: A\( \rightarrow \)B
   High level: A\( \leftarrow \)B

Note 2: The uPD71059 maybe set to \( \overline{SV} \) input in its initial state; therefore, this input may be pulled up during initialization to set D to low level.
5.3 Modes Related to Nesting

In a uPD71059, the nesting method can be changed for multi-interrupt operation by operating bit EXTN of IW4 and bits SNM and EXCN of MCW.

(1) Normal nesting mode

This mode is set when IW4 is not written or when EXTN = 0 is set with IW4 and is the most common mode of a uPD71059. When an interrupt is being executed in this mode (corresponding bit of ISR is 1), only interrupt requests with priority ranks higher than the level of this interrupt can be accepted.

Fig. 5-7 Normal Nesting Mode

<table>
<thead>
<tr>
<th>Lowest Priority</th>
<th>Highest priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRR</td>
<td></td>
</tr>
<tr>
<td>IRR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Lowest Priority</th>
<th>Highest priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRR</td>
<td></td>
</tr>
<tr>
<td>IRR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
<tr>
<td>ISR</td>
<td></td>
</tr>
</tbody>
</table>

Interruptions that can be accepted are INTF5 through INTF0 during execution of interrupt Level 6.

Interrupt of level 2 has been accepted and is being executed.

Level 4 requests cannot be accepted.

Level 4 request can be accepted after processing of Level 2 has been ended. (When high level is maintained until INTF4 is accepted.)
(2) Extended nesting mode

This mode has a meaning to the master in the extended mode. The interrupt requests of eight levels which once slave has in the extended mode become only one level when viewed by the master. For this reason, an interrupt request made by one slave with a higher priority that other earlier interrupts being executed by the same slave becomes a request of the same level when seen from the master, and the later higher level request cannot be accepted in the normal nesting mode. This cannot be called complete nesting and setting of priorities ranks within slaves therefore loses its significance. As a result, by setting this extended nesting mode to the master, interrupt requests of the same level can be accepted only in interrupt requests by slaves which permit complete nesting operations.

Care should be exercised when issuing an FI command in the extended mode. In an interrupt by a slave, an FI command is first issued to the slave. Then, the in-service register ISR of the slave is read to ascertain whether or not there are still interrupts in service with the slave. If there are no interrupts in service, that is, only if ISR = 00H, an FI command is issued to the master, and such a command is only issued to the master, as in the single mode, when an interrupt is made by a peripheral circuit.

(3) Exceptional nesting mode

Normally, a uPD71059 performs nesting operation (normal or extended nesting), and interrupt requests with levels of priority an order lower than those of interrupts in service cannot be accepted. At certain times, however, interrupt requests with priority level lower than those of interrupts in service are desired to be accepted. Set the exceptional nesting mode for these cases. The previous nesting operation will be resumed after releasing this exceptional nesting mode.
In the exceptional nesting mode, the interrupt mask register IMR masks both the IRR and ISR (only the IRR when the exceptional nesting mode is released). Here we consider an example to write IMW with bit 2 = 1 on to the IMR and set an exceptional nesting mode when INTP2 is serviced and INTP0 has the highest priority. In this case the uPD71059 regards the bit 2 of ISR as "0" and there will be no reason to disable the lower priority interrupts than INTP3. Naturally, bit 2 of the IRR is also masked, and re-interruption of INTP2 is disabled. Issuing of an FI command to a level masked by this exceptional nesting mode requires attention. As the ISR is masked, proper operations cannot be performed by the normal FI command. For this reason, a specific FI command for specifying the ISR bits by the CPU is required to be issued. After releasing the exceptional nesting mode, issuing of a normal FI command presents no problem.

Considering that interruption may be multiplexed, the procedure for setting the exceptional nesting mode is as follows:

1) Read ISR.
2) Write the read data to IMR.
3) Set exceptional nesting mode.

To do those operations all interrupt requests which are not serviced currently will be enabled.
5.4 FI Commands and Changing of Priority Levels

Issuing of FI commands and changing of priority levels are made by writing PFCWs.

(1) Normal FI command

\[
PFCW = \begin{array}{cccccccc}
D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
0 & 0 & 1 & 0 & 0 & x & x & x \\
\end{array}
\]

When a normal FI command is issued, uPD71059 resets the ISR bit corresponding to the highest priority level selected from interrupts in service. This operation assumes that the interrupt accepted last has ended.

When the priority level is changed in an interrupt routine or when the exceptional nesting mode is set, correct operation cannot be performed by the normal FI command and this requires attention.
(2) Specific FI command

\[
PFCW = \begin{array}{cccccccc}
D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
0 & 1 & 1 & 0 & 0 & IL2 & IL1 & IL0 \\
\end{array}
\]

When the specific FI command is issued, a uPD71059 resets the ISR bit designated by bits IL2 through IL0 of the PFCW. This command is particularly effective when the normal FI command cannot be used.

(3) Normal rotation FI command

\[
PFCW = \begin{array}{cccccccc}
D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
1 & 0 & 1 & 0 & 0 & x & x & x \\
\end{array}
\]

When the normal rotation FI command is issued a uPD71059 operates in the same manner as that with the normal FI command, and the interrupt level which ended is set with the lowest priority level.

(4) Specific rotation FI command

\[
PFCW = \begin{array}{cccccccc}
D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
1 & 1 & 1 & 0 & 0 & IL2 & IL1 & IL0 \\
\end{array}
\]

When the specific rotation FI command is issued, a uPD71059 operates in the same manner as that with the specific FI command, and the interrupt level designated by bits IL2 through IL0 is set with the lowest priority level. In this case, a charge in the priority level is not normal being performed randomly depending on the user. Therefore, it is the user's responsibility to manage nesting.
Specific rotation command

PFCW =

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>IL2</td>
<td>IL1</td>
<td>IL0</td>
</tr>
</tbody>
</table>

When the specific rotation command is issued, a uPD71059 sets interrupt levels designated by bits IL2 through IL0 of the PFCW with the lowest priority. Also, in this case, the user is required to manage nesting.

Self-FI mode

If the SFI bit of IW4 is set to "1", the uPD71059 is set to self-FI mode. In this mode, the appropriate bit in the ISR is set immediately after the end of the final INTAK pulse of the INTAK sequence, and then that bit is automatically reset. There is no need, therefore, for the CPU to issue an FI command after the completion of an interrupt routine. In this mode, however, there is no information on whether the ISR is servicing an interrupt or not, so that if interrupts are enabled interrupt requests are accepted continuously (those with the highest priority are of course accepted first). It is therefore necessary to be aware that in situations where interrupts have a high frequency or when in level trigger mode, there is a chance that an interrupt overflow will occur (i.e., that the stack space will be insufficient).

Fig. 5-9 ISR Set/Reset Timing*

---

Downloaded from Arrow.com.
In the self-FI mode, the rotation operation of priority levels can be added. By doing so, the corresponding interrupt level is set for the lowest priority simultaneously with the resetting of the corresponding ISR bit at the end of the INTAK sequence. The PFCW also sets whether or not the rotation operation of priority levels should be added. Formats of these two PFCWs are shown in the following, where these two commands do not have any meaning if the mode is not that of the self-FI.

Self-FI rotation added

\[
PFCW = \begin{bmatrix}
 D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
 1 & 0 & 0 & 0 & 0 & x & x & x \\
\end{bmatrix}
\]

Self-FI rotation not added

\[
PFCW = \begin{bmatrix}
 D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
 0 & 0 & 0 & 0 & 0 & x & x & x \\
\end{bmatrix}
\]
5.5 Other Modes and Commands

(1) Edge trigger mode

In the edge trigger mode, the INTP input is triggered by the rising edge, and the corresponding IRR bit becomes "1". The IRR content can not be latched unless the INTAK sequence is set up, and the INTP should be maintained in a high level until the INTAK pulse of the CPU corresponding to the request is returned to a uPD71059. To send the next interrupt request, the INTP must be raised to the high level again after temporarily lowering it.

(2) Level trigger mode

In the level trigger mode, the INTP input is triggered by the high level, and the applicable IRR bit becomes "1". As in the edge trigger mode, the INTP must be maintained in a high level until the INTAK pulse of the CPU corresponding to the request is returned to a uPD71059. Interrupt requests are generated many times as long as the INTP input is in a high level, and note that not to cause stack over.

Fig. 5-10 INTP Input

- \( \text{TAKSQ} \) becomes 0 during \( \text{INTAK} \) sequence.
- CALL mode
  - \( \text{INTAK} \)
  - \( \text{TAKSQ} \)
- VECTOR mode
  - \( \text{INTAK} \)
  - \( \text{TAKSQ} \)
- \( \text{RESTG} \) becomes 1 during writing of IW1 and during rising edge of \( \text{TAKSQ} \).
Note: The uPD71059 operates as if the level 7 (INTP7) interrupt had occurred if the INTAK pulse is sent to the uPD71059 by the CPU when the INT output level of the uPD71059 is low. In this case the bit 7 of the ISR is not set. Accordingly INTP7 interrupt should be reserved for the service of the incomplete interrupt, when such a case will be expected that an INTP goes low before the CPU returns INTAK low responding to the INT. In this case, the FI command should not be issued in the service routine for the incomplete interrupt.

Fig. 5-11 Incomplete Interrupt Request

(3) Reading of the IRR, ISR or IMR

Three of the internal registers, the IRR, ISR and IMR, can be read by the CPU.
To read out the IMR, perform an instruction IN with A0 = 1.
To read the IRR or ISR, set the A0 to 0 and the selection between the registers is made by PFCW. The PFCW is written with RS = 1 and IS/IR = 0 when selecting the IRR and with RS = 1 and IS/IR = 1 when selecting the ISR. The selected information is retained, and the PFCW does not have to be rewritten when reading the same register as before. The IRR and ISR data read is not masked by the IMR.
(4) Polling command

The uPD71059 can be performed with polling operation by the CPU.

When polling, the CPU disables the own INT input. Next, a polling command is issued to the uPD71059 using a PFCW with the bit POL = 1. This command sets the uPD71059 in a polling phase until the CPU reads one of the uPD71059 registers. By performing read operation for the uPD71059 with A0 = 0 in the polling phase, polling data as shown in Figure 5-12 can be read, instead of the IRR or ISR. The uPD71059 then ends the polling phase.

If bit INT of the polling data at this time, is "1", the uPD71059 sets bit ISR corresponding to the interrupt level shown by bits PL2 through PL0 of the polling data and considers that this interruption in being executed. The CPU then processes accordingly based on the polling data read, and the FI command will have to be issued when this processing ends.

Note: When reading is performed setting up A0 = 1 during a polling phase, the IMR content is obtained instead of the polling data. However, the uPD71059 operates in the same manner as when A0 = 0 is set up. Therefore, the nesting may be disturbed, and reading only with A0 = 0 set up should therefore be performed during a polling phase.

Fig. 5-12 Polling Data

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>IL2</td>
<td>IL1</td>
<td>IL0</td>
</tr>
</tbody>
</table>

5-18
INT (Interrupt)
This bit has the same meaning as that of in INT pin. When "1" is set in it, it means that the uPD71059 has accepted a certain INTP.

PL2-PL0 (Permitted Level)
This bit is effective when bit INTR is "1" and shows the accepted interrupt level.
6. Electrical Specifications

Absolute Maximum Ratings (Ta = 25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Ratings</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Voltage</td>
<td>$V_{DD}$</td>
<td></td>
<td>-0.5 to +7.0</td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>$V_I$</td>
<td></td>
<td>-0.5 to $V_{DD}$ +0.3</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>$V_U$</td>
<td></td>
<td>-0.5 to $V_{DD}$ +0.3</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>$T_{opt}$</td>
<td></td>
<td>-40 to +85</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_{stg}$</td>
<td></td>
<td>-65 to +150</td>
<td>°C</td>
</tr>
</tbody>
</table>
### Phase-out/Discontinued

DC Characteristics (Ta = -40 to +85°C, \( V_{DD} = 5V \pm 10\% \))

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage High</td>
<td>( V_{IH} )</td>
<td></td>
<td>2.2</td>
<td>( V_{DD}+0.3 )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Voltage Low</td>
<td>( V_{IL} )</td>
<td></td>
<td>-0.5</td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage High</td>
<td>( V_{OH} )</td>
<td>( I_{OH} = -400 ) uA</td>
<td>0.7x( V_{DD} )</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Low</td>
<td>( V_{OL} )</td>
<td>( I_{OL} = 2.5 ) mA</td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Leakage Current High</td>
<td>( I_{LIH} )</td>
<td>( V_{I} = V_{DD} )</td>
<td>10</td>
<td></td>
<td></td>
<td>uA</td>
</tr>
<tr>
<td>Input Leakage Current Low</td>
<td>( I_{LIL} )</td>
<td>( V_{I} = 0V )</td>
<td>-10</td>
<td></td>
<td></td>
<td>uA</td>
</tr>
<tr>
<td>Output Leakage Current High</td>
<td>( I_{LOH} )</td>
<td>( V_{O} = V_{DD} )</td>
<td>10</td>
<td></td>
<td></td>
<td>uA</td>
</tr>
<tr>
<td>Output Leakage Current Low</td>
<td>( I_{LOL} )</td>
<td>( V_{O} = 0V )</td>
<td>-10</td>
<td></td>
<td></td>
<td>uA</td>
</tr>
<tr>
<td>INTP Input Leakage Current High</td>
<td>( I_{LIPH} )</td>
<td>( V_{I} = V_{DD} )</td>
<td>10</td>
<td></td>
<td></td>
<td>uA</td>
</tr>
<tr>
<td>INTP Input Current Low</td>
<td>( I_{IIPL} )</td>
<td>( V_{I} = 0V )</td>
<td>-300</td>
<td></td>
<td></td>
<td>uA</td>
</tr>
<tr>
<td>Supply Current</td>
<td>( I_{DD1} )</td>
<td>Operation mode</td>
<td>(*2)</td>
<td>3.5/4.0</td>
<td>9</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>( I_{DD2} )</td>
<td>Standby mode (*1) [Input pins: ( V_{IH} = V_{DD} -0.1V ) ( V_{IL} = 0.1V ) ] [Output pins: Open]</td>
<td>2</td>
<td>50</td>
<td></td>
<td>uA</td>
</tr>
</tbody>
</table>

Note 1: In standby mode, inputs INTP7 to INTP0 are at high level; set the INTA0 input and the CS input to high level.

2: The value to the left of the slash is for the uPD71059; the value to the right of the slash is for the uPD71059-10.
Phase-out/Discontinued

Capacitance (Ta = 25°C, VDD = 0V)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Capacitance</td>
<td>C_I</td>
<td>fc = 1 MHz Unmeasured pins returned to 0V</td>
<td></td>
<td></td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>I/O Capacitance</td>
<td>C_IO</td>
<td></td>
<td></td>
<td></td>
<td>20</td>
<td>pF</td>
</tr>
</tbody>
</table>

AC Characteristics (Ta = -40 to +85°C, VDD = 5V ±10%)

Read Timing:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>uPD71059</th>
<th>uPD71059-10</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address* Set-up to RD↓</td>
<td>t_SAR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>Address* Hold from RD↑</td>
<td>t_HRA</td>
<td></td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>RD Pulse Width Low</td>
<td>t_RRL</td>
<td></td>
<td>160</td>
<td>120</td>
<td>ns</td>
</tr>
<tr>
<td>RD Pulse Width High</td>
<td>t_RRH</td>
<td></td>
<td>120</td>
<td>90</td>
<td>ns</td>
</tr>
<tr>
<td>Data Delay from Address*</td>
<td>t_DAD</td>
<td>CL = 150 pF</td>
<td>200</td>
<td>120</td>
<td>ns</td>
</tr>
<tr>
<td>Data Delay from RD↓</td>
<td>t_DRD</td>
<td></td>
<td>120</td>
<td>95</td>
<td>ns</td>
</tr>
<tr>
<td>Data Float from RD↑</td>
<td>t_FRD</td>
<td>CL = 100 pF</td>
<td>10</td>
<td>85</td>
<td>10</td>
</tr>
<tr>
<td>BF/BW Delay from RD↓</td>
<td>t_DRBL</td>
<td>CL = 150 pF</td>
<td>100</td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>BF/BW Delay from RD↑</td>
<td>t_DRBH</td>
<td></td>
<td>150</td>
<td>100</td>
<td>ns</td>
</tr>
</tbody>
</table>

*: Address means A0 and CE.
Write Timing:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>uPD71059</th>
<th>uPD71059-10</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address* Set-up to (\text{WR})</td>
<td>(t_{SAW})</td>
<td></td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>Address* Hold from (\text{WR})</td>
<td>(t_{HWA})</td>
<td></td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>(\overline{\text{WR}}) Pulse Width Low</td>
<td>(t_{WWW})</td>
<td></td>
<td>120</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>(\overline{\text{WR}}) Pulse Width High</td>
<td>(t_{WWW})</td>
<td></td>
<td>120</td>
<td>90</td>
<td>ns</td>
</tr>
<tr>
<td>Data Set-up to (\text{WR})</td>
<td>(t_{SDW})</td>
<td></td>
<td>120</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>Data Hold from (\text{WR})</td>
<td>(t_{HWD})</td>
<td></td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
</tbody>
</table>

*: Address means A0 and CS.
### Phase-out/Discontinued

Interrupt Timing:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>upD71059</th>
<th>upD71059-10</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTP Pulse Width</td>
<td>( t_{\text{PIPL}} )</td>
<td>( *1 )</td>
<td>100</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>SA Set-up to 2nd, 3rd INTA( k )</td>
<td>( t_{\text{SSIA}} )</td>
<td>Slave</td>
<td>40</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>INTA( k ) Pulse Width Low</td>
<td>( t_{\text{IAIAL}} )</td>
<td></td>
<td>160</td>
<td>120</td>
<td>ns</td>
</tr>
<tr>
<td>INTA( k ) Pulse Width High</td>
<td>( t_{\text{IAIAH}} )</td>
<td>In INTA( k ) Sequence</td>
<td>120</td>
<td>90</td>
<td>ns</td>
</tr>
<tr>
<td>INT Delay from INTP( \uparrow )</td>
<td>( t_{\text{DPI}} )</td>
<td>( C_L = 150 \text{ pF} )</td>
<td>300</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>SA Delay from 1st INTA( \downarrow )</td>
<td>( t_{\text{DIAS}} )</td>
<td>Master, ( C_L = 150 \text{ pF} )</td>
<td>360</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>Data Delay from INTA( \downarrow )</td>
<td>( t_{\text{DIAD}} )</td>
<td>( C_L = 150 \text{ pF} )</td>
<td>120</td>
<td>95</td>
<td>ns</td>
</tr>
<tr>
<td>Data Float from INTA( \downarrow )</td>
<td>( t_{\text{FIAD}} )</td>
<td>( C_L = 100 \text{ pF} )</td>
<td>10</td>
<td>85</td>
<td>10</td>
</tr>
<tr>
<td>Data Delay from SA</td>
<td>( t_{\text{DSO}} )</td>
<td>Slave, ( C_L = 150 \text{ pF} )</td>
<td>200</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>BUF( R/W ) Delay from INTA( \downarrow )</td>
<td>( t_{\text{DIABL}} )</td>
<td>( C_L = 150 \text{ pF} )</td>
<td>100</td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>BUF( R/W ) Delay from INTA( \downarrow )</td>
<td>( t_{\text{DIABH}} )</td>
<td></td>
<td>150</td>
<td>100</td>
<td>ns</td>
</tr>
</tbody>
</table>

*1: The time to clear the input latch in edge-trigger mode.
Other Timing:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>uPD71059</th>
<th>uPD71059-10</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read/Write Recovery Time</td>
<td>t_{RV1}</td>
<td>*1</td>
<td>120</td>
<td>90</td>
<td>ns</td>
</tr>
<tr>
<td>INTAK Recovery Time</td>
<td>t_{RV2}</td>
<td>*2</td>
<td>250</td>
<td>90</td>
<td>ns</td>
</tr>
<tr>
<td>INTAK/Command Recovery Time</td>
<td>t_{RV3}</td>
<td>*3</td>
<td>250</td>
<td>90</td>
<td>ns</td>
</tr>
</tbody>
</table>

*1: Time necessary to shift from read operation to write operation, or vice versa.
*2: Time necessary to shift from the last INTAK pulse of one INTAK sequence to next.
*3: Time necessary to shift from INTAK to command read/write, or vice versa.

AC Test Input/Output Waveform

![AC Test Waveform Diagram]

Read Cycle

![Read Cycle Diagram]
Phase-out/Discontinued

Write Cycle

INTAK Sequence (Call Mode)

6-7
INTAK Sequence (Vector Mode)

INTP input should be maintained at high level until the falling edge of the 1st INTAK pulse.
Other Timing

RD

BUF/R/W

INTAK

RD

WR

INTAK

INTAK sequence

RD/WR or INTAK

INTAK or RD/WR
7. Package Outline

28-pin Plastic DIP (600 mil) Drawings (unit: mm)
Phase-out/Discontinued

44-Pin Plastic QFP Drawings (unit: mm)

Detail of lead end

P44GB-80-3B4
Phase-out/Discontinued

28-Pin Plastic SOP (450 mil) Drawings (unit: mm)

---

P28GM-50-450A2
V20™ and V30™ are trademarks of NEC Corporation.
Phase-out/Discontinued