Evaluating the ADAU1466 SigmaDSP Audio Processor

FEATURES
4 analog inputs
8 analog outputs
Stereo S/PDIF input and output
Self boot EEPROM memory

EVALUATION KIT CONTENTS
EVAL-ADAU1466Z evaluation board
EVAL-ADUSB2EBZ (USBi) communications adapter
USB cable with Mini-B plug
6 V ac to dc power supply

HARDWARE REQUIRED
PC running Windows XP, Windows Vista, or Windows 7
Analog, stereo audio source with an output cable terminated with a 3.5 mm (1/8 inch) plug (for analog input)
Headphones, desktop speakers, or audio input with a cable terminated with a 3.5 mm (1/8 inch) plug (for analog output)
S/PDIF audio source and receiver, each with optical cables terminated with TOSLINK connectors (for digital input/output)

SOFTWARE REQUIRED
SigmaStudio software, available for download from the SigmaStudio product page

DOCUMENTS NEEDED
ADAU1466 data sheet
AD1938 data sheet
AN-1006 Application Note

GENERAL DESCRIPTION
This user guide details the design, setup, and operation of the EVAL-ADAU1466Z evaluation board. This device is suitable for evaluation of, and software development for, the ADAU1466 and ADAU1462 SigmaDSP processors. Note that the ADAU1466 and the ADAU1462 are functionally identical, except that the ADAU1466 has more program and data memory than the ADAU1462. When using this evaluation board to evaluate the ADAU1462, in the Setting Up Communications in SigmaStudio section, select the ADAU1462 block rather than the ADAU1466 as shown in Figure 15. Performing this action informs the compiler to limit the amount of memory allocated to match the ADAU1462. All other procedures and instructions in this user guide are identical for the ADAU1462 and ADAU1466.

This evaluation board provides access to the digital serial audio ports of the ADAU1466, as well as some of its general-purpose input/outputs (GPIOs). An analog input and output is provided by the AD1938 codec that is included in the evaluation kit. The ADAU1466 core is programmed using Analog Devices, Inc., SigmaStudio® software, which interfaces to the evaluation board via a USB interface (USBi). The on-board EEPROM can be programmed for self boot mode. The evaluation board is powered by a 6 V dc supply, which is regulated to the voltages required on the board. The printed circuit board (PCB) is a 4-layer design, with a ground plane and a power plane on the inner layers. The evaluation board includes connectors for external analog inputs and outputs, and optical Sony/Philips Digital Interface (S/PDIF) interfaces. The master clock is provided by the integrated oscillator circuit and the on-board 12.288 MHz passive crystal.

For full details, see the ADAU1466 and AD1938 data sheets, which must be used in conjunction with this user guide when using the evaluation board.
# TABLE OF CONTENTS

- Features .............................................................................................. 1
- Evaluation Kit Contents ..................................................................... 1
- Hardware Required ........................................................................... 1
- Software Required ............................................................................ 1
- Documents Needed ........................................................................... 1
- General Description .......................................................................... 1
- Revision History ............................................................................... 2
- EVAL-ADAU1466Z Evaluation Board Photograph ..................... 3
- Setting Up the Evaluation Board .................................................... 4
  - Installing the SigmaStudio Software .......................................... 4
  - Installing the USBi (EVAL-ADUSB2EBZ) Drivers ...................... 4
  - Disabling the Self Boot Switch .................................................. 5
- Powering Up the Evaluation Board ............................................ 6
- Connecting the Audio Cables ....................................................... 6
- Setting Up Communications in SigmaStudio ........................... 8
- Creating a Basic Signal Flow ......................................................... 9
- Downloading the Program to the DSP .................................... 10
- Adding S/PDIF Input and Output to the Project ................. 11
- Controlling Volume with a Potentiometer ............................. 15
- Using the Evaluation Board ....................................................... 18
  - Power Supply .......................................................................... 18
  - Inputs and Outputs .................................................................... 18
  - Multipurpose (MP) Pins ......................................................... 20
  - Auxiliary ADC Pins ................................................................... 21
  - Communications Header ......................................................... 21
- Self Boot ........................................................................................... 22
  - Reset ........................................................................................... 24
  - Status LEDs ............................................................................... 24
- Hardware Description ....................................................................... 25
  - ICs ............................................................................................. 25
  - Status LEDs ............................................................................. 25
  - Switch and Push-Button ........................................................... 26
- Evaluation Board Schematics and Layout Artwork ................... 27
- Ordering Information ....................................................................... 43
  - Bill of Materials ........................................................................... 43

# REVISION HISTORY

8/2017—Revision 0: Initial Version
Figure 1.
SETTING UP THE EVALUATION BOARD

Using the EVAL-ADAU1466Z evaluation board requires a PC running Windows® XP or later with a USB interface and an internet connection. The PC communicates with the evaluation board using the included USBi interface. The software tool chain used with the ADAU1466 is SigmaStudio, a fully GUI-based programming environment. No DSP programming is required. A full version of SigmaStudio, which includes a library of DSP building blocks and the required USBi drivers, is available for download from the SigmaStudio software page on the Analog Devices website at www.analog.com/SigmaStudio.

INSTALLING THE SigmaStudio SOFTWARE

To download the latest version of SigmaStudio, take the following steps:

1. Go to the SigmaStudio software page on the Analog Devices website and select the latest version of the SigmaStudio software from the Downloads and Related Software section.
2. Determine whether the software must be installed on a 32-bit or 64-bit version of Windows, and locate the latest release version of SigmaStudio as appropriate.
3. Download the installer for and execute the executable. Follow the prompts, and accept the license agreement to install the software.

INSTALLING THE USBi (EVAL-ADUSB2EBZ) DRIVERS

SigmaStudio must be installed to use the USB interface (USBi). After the SigmaStudio installation is complete, take the following steps:

1. Connect the USBi to an available USB 2.0 port using the USB cable included in the evaluation board kit. (The USBi does not function properly with a USB 3.0 port.)
2. Install the driver software (see the Using Windows XP section or the Using Windows 7 or Windows Vista section for more information).

Using Windows XP

After connecting the USBi to the USB 2.0 port, Windows recognizes the device (see Figure 2) and prompts you to install the drivers. To install these drivers, take the following steps:

1. From the Found New Hardware Wizard window, select the Install from a list or specific location (Advanced) option and click Next > (see Figure 3).
3. When the warning about Windows logo testing appears, click **Continue Anyway** (see Figure 5).

![Hardware Installation](image1.png)

---

![Figure 5. Hardware Installation—Windows Logo Testing Warning](image2.png)

The USBi drivers are now installed. Leave the USBi connected to the PC.

**Using Windows 7 or Windows Vista**

After connecting the USBi to the USB 2.0 port, Windows 7 or Windows Vista recognizes the device and installs the drivers automatically (see Figure 6). After the installation is complete, leave the USBi connected to the PC.

![Figure 6. USBi Driver Installed Correctly](image3.png)

**Confirming Proper Installation of the USBi Drivers**

To confirm that the USBi drivers have been installed properly, take the following steps:

1. With the USBi still connected to the USB 2.0 port of the computer, check that both the yellow I²C LED and the red power indicator LED are illuminated (see Figure 7).

2. In the Windows **Device Manager**, under the **Universal Serial Bus controllers** section,(see Figure 8), check that **Analog Devices USBi (programmed)** is displayed.

---

**DISABLING THE SELF BOOT SWITCH**

When setting up the EVAL-ADAU1466Z evaluation board, ensure that the first switch of the four-position DIP switches, S3, is in the off position, which is away from the printed label on the evaluation board.

The default position of this switch is the off (disabled) position, which prevents the **ADAU1466** from executing a self boot operation at power-up. When the switch is in the on position, the LED D7 is illuminated, and a self boot operation is executed, causing the **ADAU1466** to attempt to load code from an EEPROM when it powers up or comes out of reset.
POWERING UP THE EVALUATION BOARD

To power up the evaluation board, take the following steps:

1. Connect the included power supply to the wall outlet (100 V to 240 V, ac 50 Hz to 60 Hz).
2. Connect the female plug of the power supply to the J4 male connector on the EVAL-ADAU1466Z, as shown in Figure 9.

3. After the power supply is connected, the D2 status LED (A_3V3) illuminates.
4. Connect the ribbon cable of the USBi to the control port of the EVAL-ADAU1466Z (see Figure 10). The USBi must already be connected to the USB 2.0 port of the computer.

CONNECTING THE AUDIO CABLES

To connect the audio cables to the evaluation board, take the following steps:

1. Connect a stereo audio source to J9 (IN1) with a standard 3.5 mm (1/8 inch) stereo tip, ring, sleeve (TRS) audio cable. The audio signals must be single-ended and line level, with a maximum voltage of 2.8 V p-p. The tip of the plug is the left channel of audio, the ring is the right channel of audio, and the sleeve is the common or ground.
2. Connect headphones or powered speakers to J10 (OUT1). Figure 11 shows the input source connection. Figure 12 shows the output connection. Figure 13 shows the location of the connectors on the board.
Figure 13. Location of Stereo Output OUT1 (J10) and Stereo Input IN1 (J9), Rotated 90°
SETTING UP COMMUNICATIONS IN SigmaStudio

To set up communications in SigmaStudio, take the following steps:

1. Start the SigmaStudio software by double clicking the shortcut on the desktop or by finding and executing the executable file in Windows Explorer.

2. To create a new project, select New Project from the File menu or by pressing CTRL + N. (The default view of the new project is the Hardware Configuration tab.)

3. In the Hardware Configuration tab, add the appropriate components to the project space by clicking and dragging them from the Tree Toolbox on the left of the window to the empty white space located on the right of the window.
   a. Click USBi to add a USBi component from the Communication Channels subsection of the toolbox (see Figure 14).
   b. Add an ADAU1466 component from the Processors (ICs / DSPs) subsection of the toolbox (see Figure 15).

4. Ensure that SigmaStudio can detect the USBi on the USB port of the PC as follows:
   a. When SigmaStudio detects the USBi, the background of the USB label is green in the USB Interface box (see Figure 16).
   b. When SigmaStudio cannot detect the USBi on the USB port of the PC, the background of the USB label is red (see Figure 17). This error can occur when the USBi is not connected or when the drivers have been installed incorrectly.
   c. To connect the USBi block (USB interface) to the target integrated circuit (IC) block, the ADAU1466, click and drag a line, representing a wire, between the blue pin of the USBi and the green pin of the IC (see Figure 18). This connection allows the USBi to communicate with the ADAU1466. The corresponding dropdown box of the USBi automatically fills with the default mode and channel for that IC. In the case of the ADAU1466, the default communications mode is SPI, the default slave select line is 1, and the default address is 0.
CREATING A BASIC SIGNAL FLOW

To create a signal processing flow, take the following steps:

1. Click the Schematic tab near the top of the window (see Figure 19).

![Figure 19. Schematic Tab](image)

2. To add the appropriate elements to the project space, click and drag the elements from the Tree Toolbox on the left of the window to the empty white space located on the right of the window. The toolbox contains all of the algorithms that can run in SigmaDSP.
   a. To add an Input block, from the (IC1) ADAU1466 > IO > Input > sdata 0-15 folder, click Input (see Figure 20) and drag it into the project space to the right of the toolbox (see Figure 21). By default, Channel 0 and Channel 1 are selected. This configuration matches the analog audio source hardware connections shown in Figure 11 and Figure 12; therefore, no modifications are needed.

   ![Figure 20. Input Block Selection](image)

   ![Figure 21. Input Block](image)

   b. Add two Output blocks as follows, ensuring that these blocks are assigned to Channel 0 and Channel 1:
      i. From the (IC1) ADAU1466 > IO > Output folder, click Output (see Figure 22) and drag it into the project space to the right of the toolbox.

      ![Figure 22. Output Block Selection](image)

      ![Figure 23. Output Blocks](image)

      ii. Repeat the previous step to add another output (see Figure 23).
3. To connect each input channel to its corresponding output channel, click and drag a line, representing a wire, between the blue pin of the input channel and the green pin of the output channel (see Figure 24). Input Channel 0 connects to Output Channel 0 and Input Channel 1 connects to Output Channel 1.

![Figure 24. Connected Signal Flow with Stereo Input and Stereo Output](image)

The default register settings in SigmaStudio are configured to match the hardware of the EVAL-ADAU1466Z, including the signal routing between the ADAU1466 and the AD1938 codec.

When these steps are complete, the basic signal flow is complete, and the stereo analog input source passes directly through the SigmaDSP and connects to the stereo analog output.

**Add Volume Control**

1. To add a volume control block, from the **Volume Controls > Adjustable Gain > Clickless HW Slew** folder, click **Single Volume** and drag it into the project space to the right of the toolbox.

   ![Figure 25. Single Volume Block Selection](image)

2. By default, the volume control block has one input and one output. In other words, it is a single channel. To add another channel, right-click in the empty white space of the **Single Volume** block, and then from the dropdown menu that appears, select **Grow Algorithm > 1. Gain (HW Slew) > 1** (see Figure 26).

3. To delete the existing yellow connection wires (that is, the connections added in Step 3 of the Creating a Basic Signal Flow section), click the connection wires + Delete.

![Figure 26. Growing the Volume Control to Two Channels](image)

4. Connect the blocks as shown in Figure 27.

![Figure 27. Completed Signal Flow with Volume Control](image)

The schematic is ready to be compiled and downloaded to the evaluation board.

**DOWNLOADING THE PROGRAM TO THE DSP**

To compile and download the code to the DSP, take the following steps, click the **Link/Compile/Download** button in the main toolbar of SigmaStudio (see Figure 28). Alternatively, press F7.

![Figure 28. Link/Compile/Download Button](image)

After the code has been downloaded to the DSP, the following occurs:

- If the compiler completed compiling the project, the compiled data downloads from SigmaStudio via the USBi to the ADAU1466, and the SigmaDSP starts running.
- The status bar turns from blue to green and the mode displayed changes from **Design Mode** to **Active: Downloaded** in the lower right corner of the window (see Figure 29 and Figure 30). Until this point, SigmaStudio is in design mode, as denoted by the blue bar at the bottom of the screen and the words **Design Mode** displayed in the lower right corner of the SigmaStudio window (see Figure 29).
The signal flow runs on the evaluation board and the audio passes from the analog input to the analog output. To change the volume in real time, click and drag the volume control slider in the Schematic tab.

- If the Output window is open at the time of compilation, a compiler output log displays, as shown in Figure 31. The Output window can be opened or closed by using the keyboard shortcut CTRL + 4. The Output window shows the compiler output log only if it was open when the Link/Compile/Download button was clicked.

Adding S/PDIF Input and Output to the Project

The EVAL-ADAU1466Z evaluation board has two optical S/PDIF interfaces. One interface is an input that converts the optical signal to an electrical signal, which is sent to the ADAU1466 S/PDIF receiver (the SPDIFIN pin). The other interface is an optical output that takes the electrical output from the ADAU1466 S/PDIF transmitter (the SPDIFOUT pin) and converts it to an optical signal.

Figure 32 shows the locations of the optical input connector and the optical output connector. The connectors are located on the underside of the PCB.
To add an S/PDIF input and output to the project in SigmaStudio, take the following steps:

1. Connect an S/PDIF source to the EVAL-ADAU1466Z evaluation board by using a standard TOSLINK® optical cable and connecting it to the S/PDIF receiver connector, U2 (see Figure 33).

2. Configure the S/PDIF input and output by modifying the ADAU1466 registers as follows:
   a. Click the Hardware Configuration tab, then click the IC 1 – ADAU146x Register Controls tab at the bottom of the window (see Figure 34).
   b. Click the SPDIF tab (see Figure 36). There are several register control tabs listed across the top of the window. To access the SPDIF tab, click the right arrow to scroll (see Figure 35).
   c. Enable the SPDIF_RESTART register by clicking Do not restart the audio once a re-lock has occurred in the SPDIF_RESTART box. When this button is clicked, the text displayed on the button changes to Restarts the audio once a re-lock has occurred and the button color changes from red to green (see Figure 37).
   d. To activate the S/PDIF interface, click Disabled in the SPDIF_TX_EN box. When this button is clicked, the text displayed on the button changes to Enabled and the button color changes from red to green (see Figure 38).

3. Click the ROUTING MATRIX tab (see Figure 39) to allow the configuration of the routing matrix.

4. To configure the S/PDIF receiver signal routing, click the first asynchronous sample rate converter, ASRC 0 (see Figure 40) and configure ASRC 0 using the dropdown menus until it matches Figure 41. This configuration routes the S/PDIF receiver signal through an ASRC before it is accessed in the DSP core. Routing the signal in this way is necessary because the clock recovered from the S/PDIF source is not synchronous to the ADAU1466.
5. Configure the S/PDIF transmitter (Tx) signal routing as follows:
   a. Click the S/PDIF TX box (see Figure 42).

   ![Figure 42. Configuring the S/PDIF Transmitter Routing Matrix Register](image)

   b. From the dropdown menu that appears, select From DSP to choose the signal coming from the DSP core (see Figure 43).

   ![Figure 43. Routing the DSP Core Outputs to the S/PDIF Transmitter](image)

   c. Close the dialog box shown in Figure 43.
   d. Confirm that the setting has taken effect by verifying that the color of the S/PDIF TX box has changed from gray to black (see Figure 44). If the color of the box changes to black, the DSP core has been routed to the S/PDIF transmitter; therefore, the output of ASRC 0 can be used in the DSP program.

   ![Figure 44. Confirming that the DSP Core Outputs are Routed to the S/PDIF Transmitter](image)

6. Click the Schematic tab at the top of the window to return to the schematic design view.

7. Add an S/PDIF input to the project as follows:
   a. From the IO > ASRC > From ASRC folder, click Asrc Input (see Figure 45) and drag it into the project space to the right of the toolbox (see Figure 46).

   ![Figure 45. ASRC Input Block Selection](image)

Because the left and right signals of the S/PDIF receiver are passing through the ASRC 0, the input to the DSP program is the Asrc Input block in SigmaStudio. This naming convention is such that all blocks in SigmaStudio are named from the perspective of the DSP core. Therefore, the Asrc Input block in SigmaStudio represents the input to the DSP from the ASRC outputs. The inputs to the ASRCs themselves are defined in the register window (see Figure 41).

By default, Channel 0 and Channel 1 are active when their corresponding checkboxes are selected. Because the ASRC 0 outputs correspond to Channel 0 and Channel 1, this default configuration can be used (see Figure 46). For reference, a mapping of the ASRC outputs to the corresponding channels on the Asrc Input block in the DSP schematic is provided in Table 1.

<table>
<thead>
<tr>
<th>ASRC Output</th>
<th>Corresponding Channels on ASRC Input Block in SigmaStudio</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASRC 0</td>
<td>Channel 0 and Channel 1</td>
</tr>
<tr>
<td>ASRC 1</td>
<td>Channel 2 and Channel 3</td>
</tr>
<tr>
<td>ASRC 2</td>
<td>Channel 4 and Channel 5</td>
</tr>
<tr>
<td>ASRC 3</td>
<td>Channel 6 and Channel 7</td>
</tr>
<tr>
<td>ASRC 4</td>
<td>Channel 8 and Channel 9</td>
</tr>
<tr>
<td>ASRC 5</td>
<td>Channel 10 and Channel 11</td>
</tr>
<tr>
<td>ASRC 6</td>
<td>Channel 12 and Channel 13</td>
</tr>
<tr>
<td>ASRC 7</td>
<td>Channel 14 and Channel 15</td>
</tr>
</tbody>
</table>

Table 1. ASRC Output to SigmaStudio Input Channel Mapping
8. Add two S/PDIF outputs to the project as follows:
   a. From the IO > SPDIF > Output folder, click Spdif Output (see Figure 47) and drag it into the project space to the right of the toolbox.
   b. Repeat the previous step to add another Spdif Output block.

9. Connect the signals from the Asrc Input block to the Spdif Output blocks so that the resulting signal flow resembles Figure 48.

10. Click the Link/Compile/Download button (see Figure 28) or press F7. The signal flow then compiles and downloads to the hardware.

11. Confirm proper operation by checking that any signal input to the S/PDIF optical receiver is copied and output on the S/PDIF optical transmitter.

Add a Filter

To add a filter, take the following steps:

1. Add a Medium-Size Eq block to the project space as follows:
   a. From the Filters > Second Order > Double Precision folder, click Medium-Size Eq (see Figure 49) and drag it into the project space to the right of the toolbox.

   By default, the block has one input and one output (single-channel). To add another channel, right click in the empty white space of the Medium-Size Eq block, then select Grow Algorithm > 1. Multi-Channel – Double Precision: Grow Channels > 1 from the dropdown menu that appears (see Figure 50).
2. Connect the filter in series between the Asrc Input block and the Spdif Output blocks so that the filter can be applied to the signals passing through the DSP. The completed signal flow resembles Figure 51.

![Completed Signal Flow](Figure 51. Completed Signal Flow)

3. Click the Link/Compile/Download button (see Figure 28) or press F7 to compile the signal flow and download it to the hardware. The audio signal passes from the S/PDIF receiver through the ASRCs into the DSP and the EQ filter, and then out on the S/PDIF transmitter. To change the settings of the EQ filter, click the blue icon at top of the block. To change the filter gain in real time while the project is running, drag the control slider in SigmaStudio.

### CONTROLLING VOLUME WITH A POTENTIOMETER

The 10-bit auxiliary ADC on the ADAU1466 can eliminate the need for a microcontroller in many applications by using analog control signals as user interface devices. As an example, the EVAL-ADAU1466Z includes two 10 kΩ linear potentiometers connected to Channel AUXADC0 and Channel AUXADC1. These can be used as an inexpensive, versatile, and physical way to control parameters such gain, filter corner frequency, slew rate, and compression level. The following example demonstrates how a potentiometer can be configured as a stereo volume control.

1. Create a new project in SigmaStudio, and use the Hardware Configuration tab to use an ADAU1466 as describe above in the Setting Up Communications in SigmaStudio section.
2. Add an input and two output blocks as described in the Creating a Basic Signal Flow section.
3. Add an Auxiliary ADC Input block to the project space as follows:
   a. From the IO > GPIO > Input folder, click Auxiliary ADC Input (see Figure 52) and drag it into the project space to the right of the toolbox.

![Auxiliary ADC Input Block Selection](Figure 52. Auxiliary ADC Input Block Selection)

4. Add an Arithmetic Shift block to the project space as follows:
   a. From the Basic DSP > Arithmetic Operations folder, click Arithmetic Shift (see Figure 53) and drag it into the project space to the right of the toolbox.
   b. The arithmetic shift block performs a bitwise right shift or left shift. Click the blue button to select the direction. Ensure the block is performing a left shift. The block appears as shown in Figure 58.
   c. To set the number of bits by which the input are shifted to 14, click and type in the yellow text box. The block appears as shown in Figure 58.
5. Add two **DSP Readback** blocks to the project and set their numeric format as follows:
   
   **a.** From the **Basic DSP > DSP Function** folder, click **DSP Readback** (see Figure 54) and drag it into the project space to the right of the toolbox.

   ![Figure 54. DSP Readback Block Selection](image)

   **b.** Repeat the previous step to add another **DSP Readback** block.

   **c.** The **DSP Readback** block uses the USBi interface to read the value of a signal from the memory of the DSP core as the algorithm is executing. The block passes the signal through from its input to its output unchanged.

   **i.** Press the **Read** button to fetch the instantaneous value of the signal passing through the block. It is also possible to set the block to poll the value repeatedly. This feature is useful for debugging, but it increases the amount of processing, USB communication, and screen refreshes performed by **SigmaStudio** substantially. Avoid setting a large number of **DSP Readback** blocks to read continuously because this action can cause the PC to run slowly. Note that this action does not affect the real-time processing on the **SigmaDSP** core.

   **ii.** On each of the two **DSP Readback** blocks, click on the blue dot to the left of the **Read** button to read both blocks continuously (see Figure 55).

   ![Figure 55. Activating Continuous Read Back](image)

   **iii.** For one of the DSP readback blocks, change the numeric format used to decode and display the value of the signal to 32.0 by typing 32 in the left format box then pressing the **TAB** key. **SigmaDSP** uses a numeric format of 8.24 for audio signals.

6. Add an **Single Slew Ext Volume** block to the project space as follows:

   **a.** From the **Volume Controls > Adjustable Gain > Clickless HW Slew** folder, click **Single Slew Ext Vol** (see Figure 56) and drag it into the project space to the right of the toolbox.

   ![Figure 56. Single Slew Ext Vol Block Selection](image)

   **b.** By default, the **Single Slew Ext Vol** block has one audio signal input. To add another channel, right-click in the empty white space of the **Single Slew Ext Vol** block, and select **1 > 1. Gain (HW slew) > Grow Algorithm** from the dropdown menu that appears (see Figure 57).

   ![Figure 57. Growing the Single Slew Ext Vol Block to Two Channels](image)

7. Wire the blocks together as shown in Figure 58. Note that the position of blocks in the diagram does not matter.

8. Click the **Link/Compile/Download** button (see Figure 28) or press F7 to compile the signal flow and download it to the hardware. The audio signal passes from the S/PDIF receiver through the ASRCs into the DSP and the EQ filter, and then out on the S/PDIF transmitter. To change the settings of the EQ filter, click the blue icon at top of the block. Drag the control slider in **SigmaStudio** to change the filter gain in real-time while the project is running.
The schematic (see Figure 58) shows audio from input Channel 0 and Channel 1 connected to the input of a volume control block. The volume is controlled by the value of the AUXADC1 channel, which is controlled by the left potentiometer, R1.

The output of the auxiliary ADC on the ADAU1466 is a 10-bit integer value in a 32-bit register. The first DSP Readback block, before the left shift, displays the output of the ADC in 32.0 format, which can be interpreted as 32 integer bits and 0 fractional bits. When the potentiometer is turned fully counter clockwise, this block reads back the minimum ADC output value of 0. When the potentiometer is turned fully clockwise, this block reads back the maximum ADC output value of 1023 (within the range of the component tolerance).

The native audio format of the ADAU1466 is 8.24. In this example, the volume control multiplies the input signal by a fractional value ranging from 0 (silence) to 1 (unity gain). Therefore, the control signal from the ADC must be left shifted 14 bits to scale the maximum value appropriately.

The second DSP Readback block, after the left shift, displays the output of the ADC in 8.24 format, which may be interpreted as 8 integer bits and 24 fractional bits. When the potentiometer is turned fully counter clockwise, this block reads back the minimum ADC output value of 0. When the potentiometer is turned fully clockwise, this block reads back the maximum ADC output value of 1 (within the range of the component tolerance).

![Figure 58. Completed Signal Flow with DSP Read Back](image-url)
POWER SUPPLY

Power is supplied to the evaluation board using a dc power supply with a female positive center plug. The plug has a 2.1 mm inner diameter, a 5.5 mm outer diameter, and a 9.5 mm length (see Figure 59). The output must range between 5 V and 7 V and must be able to source at least 1.5 A of current. Connect the power supply to Connector J4. The unregulated supply powers the operational amplifiers used in the active audio filters for the analog audio inputs and outputs. An on-board linear regulator (U5) generates the 3.3 V dc supply required for the ADAU1466 and AD1938, as well as other supporting ICs. When the power supply is connected properly, LED D2 (A_3V3) illuminates.

INPUTS AND OUTPUTS

The EVAL-ADAU1466Z provides access to the serial ports, S/PDIF interfaces, multipurpose pins, and auxiliary analog-to-digital converters (ADCs) of the ADAU1466.

**AD1938 Codec**

Two of the four serial input ports are connected to the ADCs of the AD1938, and all four of the serial output ports are connected to the digital-to-analog converters (DACs) of the AD1938, for a total of four channels of analog audio input and eight channels of analog audio output.

The AD1938 is hardwired in standalone mode, and its serial ports are configured as clock slaves. Therefore, the corresponding serial ports on the ADAU1466 must be set as clock masters. By default, all serial ports on the ADAU1466 are set as clock masters when a new project is created in SigmaStudio.

Standalone mode eliminates the need and ability of the user to configure the registers of the AD1938 via its SPI port. This mode fixes the sample rate of the AD1938 at 44.1 kHz or 48 kHz. It is not possible to change this setting. Even though the ADAU1466 is flexible and can run at any sample rate up to 192 kHz, the analog audio inputs and outputs on the EVAL-ADAU1466Z can be distorted or silent if a sample rate other than 44.1 kHz or 48 kHz is used for the ADAU1466 serial ports.

**Stereo Line Inputs**

Two stereo input jacks allow four, single-ended, line level, analog input signals. The AD1938 ADC inputs are configured such that the full scale is 2.8 V p-p, which is ~1 V rms for a sine wave. Any signal that exceeds 2.8 V p-p at the audio jack is clipped, which creates distortion. The signals are fed to active low-pass filters and converted to differential pairs before reaching the ADCs of the AD1938. The filters are designed for a system sample rate of 44.1 kHz or 48 kHz.

The stereo input jacks accept standard stereo TRS 3.5 mm (1/8 inch) mini plugs (tip connected to left, ring connected to right, sleeve connected to ground) with two channels of audio (see Figure 60).

The signals pass through the AD1938 ADCs and then are sent to the ADAU1466 serial input ports in I2S format. The mapping of input signals to input channels in SigmaDSP and SigmaStudio is shown in Table 2.

<table>
<thead>
<tr>
<th>Input Jack</th>
<th>Plug Contact</th>
<th>AD1938 ADC Pins</th>
<th>ADAU1466 Serial Input Pins</th>
<th>Input Channel in SigmaStudio</th>
</tr>
</thead>
<tbody>
<tr>
<td>J9</td>
<td>Left (tip)</td>
<td>ADC1LN, ADC1LP</td>
<td>SDATA_IN0</td>
<td>0</td>
</tr>
<tr>
<td>J9</td>
<td>Right (ring)</td>
<td>ADC1RN, ADC1RP</td>
<td>SDATA_IN0</td>
<td>1</td>
</tr>
<tr>
<td>J7</td>
<td>Left (tip)</td>
<td>ADC2LN, ADC2LP</td>
<td>SDATA_IN1</td>
<td>16</td>
</tr>
<tr>
<td>J7</td>
<td>Right (ring)</td>
<td>ADC2RN, ADC2RP</td>
<td>SDATA_IN1</td>
<td>17</td>
</tr>
</tbody>
</table>
Stereo Line Outputs

Four stereo output jacks allow eight line level analog output signals. The AD1938 DAC outputs are configured such that a full-scale signal is 2.8 V p-p at the jack, which is approximately 1 V rms for a sine wave. The signals output from the DACs are fed to active low-pass filters and then ac-coupled before reaching the output jacks. The filters are designed for a system sample rate of 44.1 kHz or 48 kHz.

The output filters are designed to drive high impedance loads, for instance, loads from active speakers. Some low impedance loads, for example, loads from headphones, can also be driven by these outputs. However, very low impedance loads, for example, loads from passive speakers, cannot be driven by these outputs.

The stereo output jacks accept standard stereo TRS 1/8 inch mini plugs (tip connected to left, ring connected to right, sleeve connected to ground) with two channels of audio (see Figure 60).

The signals pass from the ADAU1466 serial outputs in I2S format to the AD1938 DACs, where they are converted to analog signals and sent through the output filters to the output jacks. The mapping among the SigmaStudio output channels, output serial ports, and output jacks is shown in Table 3.

S/PDIF Optical Transmitter and Receiver

The ADAU1466 S/PDIF interfaces are connected directly to optical transmitter and receiver connectors, which convert the electrical signals to and from optical signals, respectively. The connectors accept standard TOSLINK connectors and optical fiber cables (see Figure 61).

The ADAU1466 S/PDIF receiver accepts signals with sample rates between 18 kHz and 192 kHz. Because the incoming signal is asynchronous to the system sample rate, an ASRC must be used to convert the sample rate of the incoming signal. Optionally, the SigmaDSP core can be configured to start processing audio samples based on the sample rate of the incoming S/PDIF receiver signal, meaning that no ASRC is required. However, using an ASRC is strongly recommended for performance and reliability reasons.

The ADAU1466 S/PDIF transmitter typically transmits signals from the DSP core, meaning that the sample rate of the audio coming out of the S/PDIF transmitter on the EVAL-ADAU1466Z is typically 44.1 kHz or 48 kHz. Optionally, the S/PDIF transmitter can be configured in a pass through mode, where it simply transmits a copy of the signal directly from the receiver.

Both the S/PDIF receiver and transmitter carry two channels of uncompressed audio.

Serial Audio Interface

Two of the four ADAU1466 serial input ports are connected to the AD1938. Because the AD1938 is in standalone mode, the device always drives the SDATA_IN0 and SDATA_IN1 pins of the ADAU1466. As a result, external data signals cannot be input to SDATA_IN0 or SDATA_IN1.

However, the remaining two serial input ports (SDATA_IN2 and SDATA_IN3, along with their corresponding clock pins, BCLK_IN2, LRCLK_IN2/MP12, BCLK_IN3, and LRCLK_IN3/MP13), are accessible directly via the J2 and J3 headers (see Figure 62).
Standard headers with 0.1 inch (2.54 mm) spacing, provide connections from external sources. The J2 and J3 headers each comprise two columns and three rows of pins. There is one signal column and one ground column. Always connect at least one ground wire between the header and the external signal source to maintain proper signal integrity. A standard ribbon cable provides signal integrity over longer distances because signal wires are separated by ground wires (see Figure 63).

The signals passing between the ADAU1466 serial output ports and the AD1938 DAC are also accessible via the test points that are situated between the two ICs. Signals can be tapped from these test points and connected to external digital audio sinks, if desired (see Figure 64). When connecting these signals to external devices, connect at least one ground signal to maintain signal integrity.

### MULTIPURPOSE (MP) PINS

The multipurpose pins on the ADAU1466 can be used for general-purpose inputs or outputs when configured as such using the ADAU1466 control registers. Of the 14 multipurpose pins, three are connected to switches that pull them low or tie them high, three are on test points and connected to high impedance inputs to LED drivers, and two are available headers. The remaining six pins are used for other functionality and are, therefore, unavailable for use as multipurpose pins.

The signal from the LRCLK_OUT1/MP5 pin is fed to an inverter that drives LED D4. The signal from the LRCLK_OUT3/MP9 pin is fed to an inverter that drives LED D3. The signal from the LRCLK_IN1/MP11 pin is fed to an inverter that drives LED D5.

The five multipurpose pins available for use as general-purpose inputs or outputs, along with their access points on the evaluation board, are described in Table 4.

---

**Table 3. Mapping of SigmaStudio Channels to Output Jacks**

<table>
<thead>
<tr>
<th>Output Jack</th>
<th>Plug Contact</th>
<th>AD1938 DAC Pin</th>
<th>ADAU1466 Serial Output Pin</th>
<th>Output Channel in SigmaStudio</th>
</tr>
</thead>
<tbody>
<tr>
<td>J10</td>
<td>Left (tip)</td>
<td>OL1</td>
<td>SDATA_OUT0</td>
<td>0</td>
</tr>
<tr>
<td>J10</td>
<td>Right (ring)</td>
<td>OR1</td>
<td>SDATA_OUT0</td>
<td>1</td>
</tr>
<tr>
<td>J8</td>
<td>Left (tip)</td>
<td>OL2</td>
<td>SDATA_OUT1</td>
<td>16</td>
</tr>
<tr>
<td>J8</td>
<td>Right (ring)</td>
<td>OR2</td>
<td>SDATA_OUT1</td>
<td>17</td>
</tr>
<tr>
<td>J6</td>
<td>Left (tip)</td>
<td>OL3</td>
<td>SDATA_OUT2</td>
<td>32</td>
</tr>
<tr>
<td>J6</td>
<td>Right (ring)</td>
<td>OR3</td>
<td>SDATA_OUT2</td>
<td>33</td>
</tr>
<tr>
<td>J5</td>
<td>Left (tip)</td>
<td>OL4</td>
<td>SDATA_OUT3</td>
<td>40</td>
</tr>
<tr>
<td>J5</td>
<td>Right (ring)</td>
<td>OR4</td>
<td>SDATA_OUT3</td>
<td>41</td>
</tr>
</tbody>
</table>
Table 4. Multipurpose Pins and Hardware Access Points

<table>
<thead>
<tr>
<th>MP Pin</th>
<th>Connection</th>
<th>Access Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>LRCLK_OUT1/MP5</td>
<td>Input to inverter (LED D4)</td>
<td>TP56</td>
</tr>
<tr>
<td>LRCLK_OUT3/MP9</td>
<td>Input to inverter (LED D3)</td>
<td>TP48</td>
</tr>
<tr>
<td>LRCLK_IN1/MP11</td>
<td>Input to inverter (LED D5)</td>
<td>TP29</td>
</tr>
<tr>
<td>LRCLK_IN2/MP12</td>
<td>Pin multiplexed with LRCLK_IN2</td>
<td>Header J3, Pin 4</td>
</tr>
<tr>
<td>LRCLK_IN3/MP13</td>
<td>Pin multiplexed with LRCLK_IN3</td>
<td>Header J2, Pin 4</td>
</tr>
</tbody>
</table>

To configure the operation of the multipurpose pins, navigate to the MULTIPURPOSE tab in the Hardware Configuration tab in SigmaStudio (see Figure 65).

**AUXILIARY ADC PINS**

The ADAU1466 has a 10 bit, successive approximation register (SAR) ADC multiplexed across six input channels. Channel AUXADC0 and Channel AUXADC1 are connected to linear Potentiometer R1 and Potentiometer R2. Channel AUXADC2 to Channel AUXADC5 are accessible on test points next to the ADAU1466. Inputs to the ADCs between 0 V and 3.3 V can be connected to these pads and then used in the SigmaStudio signal flow (see Figure 66).

**COMMUNICATIONS HEADER**

The communications header is a 10-pin header designed to work with the EVAL-ADUSB2EBZ or USBi. The SPI signals are wired from the communications header to the corresponding SPI slave port pins on the ADAU1466. The I²C pins are not used in this design. A reset line is also included, which allows the user to reset the devices on the board via a command in SigmaStudio. When the USBi is connected and powered and the computer recognizes the USBi on its USB 2.0 port, LED D1 illuminates (see Figure 10).
SELF BOOT

A 1 Mb, 20 MHz, SPI, serial EEPROM memory is included on the EVAL-ADAU1466Z evaluation board. The ADAU1466 is capable of booting and executing a program without help from an external microcontroller. This feature allows any project developed within SigmaStudio to execute when the ADAU1466 powers up or on a rising edge of the RESET pin. Position 1 of Switch S3 switch, the top position of the DIP switch (see Figure 67), sets the state of the SELFBOOT pin of the ADAU1466, which determines whether a self boot operation occurs.

To use the self boot functionality, take the following steps:

1. Add an E2Prom block to the project space of the Hardware Configuration tab. From the Processors (ICs / DSPs) folder, click E2Prom (see Figure 68) and drag it into the project space to the right of the toolbox.

2. Connect the green input pin of the E2Prom IC to one of the available blue output pins of the USB Interface block.

3. Set the communication mode to SPI 0xAA ADR0 (see Figure 69). (There is no physical connection between the USBi connector and the EEPROM on the EVAL-ADAU1466Z. SigmaStudio writes a small program to the ADAU1466, which then writes the self boot data from the master SPI port to the EEPROM.)

4. Before downloading the self boot data to the EEPROM, click the Link-Compile-Download button (see Figure 28) or press F7 to compile the SigmaStudio project file.

5. When writing to the EEPROM, set the self boot switch (Position 1 of Switch S3) to the disabled position.

6. Right click the empty white space in the ADAU1466 IC block in the Hardware Configuration tab of SigmaStudio. From the menu that appears, select Self-boot Memory, then Write Latest Compilation through DSP (see Figure 70).
7. An EEPROM Properties dialog box appears. Enter the appropriate values into the text fields as shown in Figure 71, then click OK.

![Figure 71. EEPROM Properties Window and Required Settings](image)

8. A warning dialog box appears to remind the user that executing an external memory write erases and overwrites any data currently stored on the EEPROM (see Figure 73). Click OK to proceed.

![Figure 73. External Memory Erase and Overwrite Warning Window](image)

9. SigmaStudio begins the EEPROM write operation. This operation can take several minutes to complete (see Figure 72). When the status window disappears, the operation is complete.

![Figure 72. External Memory Write Operation Status Window](image)

To execute a self boot operation, take the following steps:

1. Set the self boot switch (S2) to enabled.
2. Press and release the RESET push-button (S1).

A self boot operation is then performed, and the ADAU1466 runs a program.
RESET
To manually reset the ADAU1466 and AD1938, press and release the RESET push-button, S1 (see Figure 74). A reset generator circuit toggles the reset pins on the ADAU1466 and AD1938 to perform a full hardware reset of both devices.

STATUS LEDS
Six status LEDs provide information about the state of the EVAL-ADAU1466Z evaluation board (see Figure 76). For additional information pertaining to the status LEDs, see Table 6.

Figure 74. Manual Reset Push-Button

To generate a reset in software, right click in the empty white border of the USB Interface block in the Hardware Configuration tab, and then choose Device Enable/Disable from the menu that appears (see Figure 75). Performing this action once sets the system reset signal to logic low.

Figure 75. Toggling the Reset Signal in SigmaStudio

Figure 76. Status LEDs
HARDWARE DESCRIPTION

ICs

Table 5. IC Descriptions

<table>
<thead>
<tr>
<th>Reference</th>
<th>Functional Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1</td>
<td>Everlight PLT133/T8 optical transmitter</td>
<td>S/PDIF optical (TOSLINK) output.</td>
</tr>
<tr>
<td>U2</td>
<td>Everlight PLT133/T10W optical receiver</td>
<td>S/PDIF optical (TOSLINK) input.</td>
</tr>
<tr>
<td>U3</td>
<td>ADAU1466 SigmaDSP audio processor</td>
<td>Acts as an audio hub for all audio inputs and outputs in the system and performs digital signal processing on those input and output signals.</td>
</tr>
<tr>
<td>U4</td>
<td>AD1938 audio codec</td>
<td>Converts analog audio inputs to digital data for the ADAU1466 processor and takes digital data back from the ADAU1466 to convert to analog audio outputs signals.</td>
</tr>
<tr>
<td>U5</td>
<td>ADP3338AKCZ3.3RL or ADP3338AKCZ3.3RL7 LDO voltage regulator</td>
<td>Accepts the unregulated dc supply voltage between 5 V and 7 V that is provided on Connector J4 and regulates the supply voltage down to 3.3 V.</td>
</tr>
<tr>
<td>U7</td>
<td>ADM811TARTZ reset supervisor</td>
<td>Generates a master reset signal for the ADAU1466 and the AD1938 if the RESET push-button (S1) is pressed or if SigmaStudio sends a reset command via the USBi.</td>
</tr>
<tr>
<td>U10</td>
<td>Microchip 25AA1024 serial EEPROM</td>
<td>Stores data, allowing the ADAU1466 to perform a self boot operation.</td>
</tr>
<tr>
<td>U6, U8, U9, U11, U12, U13, U15, U17</td>
<td>ADA4841-2 dual, low power, low noise, and low distortion rail-to-rail output amplifier</td>
<td>Implements the analog audio filtering required for the stereo line inputs and outputs.</td>
</tr>
<tr>
<td>U14</td>
<td>74ACT04SC hexadecimal inverter</td>
<td>Buffers logic signals and drives status LEDs.</td>
</tr>
</tbody>
</table>

STATUS LEDs

Table 6. LED Descriptions

<table>
<thead>
<tr>
<th>Reference</th>
<th>Functional Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>USB connected 3.3 V supply status LED</td>
<td>Illuminates when the USBi is recognized by Windows after the USBi is connected to Control Port J1 and the USB 2.0 port of the computer.</td>
</tr>
<tr>
<td>D2</td>
<td>MP9 general-purpose LED</td>
<td>Illuminates when the output of the ADP3338AKCZ3.3RL or ADP3338AKCZ3.3RL7 LDO voltage regulator has reached a level sufficient to exceed the $V_{IH}$ logic high input level of the 74ACT04SC inverter. (When this LED is illuminated, it does not guarantee that the LDO output is 3.3 V. It only shows that the LDO output is about 2 V or greater. To perform more detailed measurements of the LDO output level, check the voltage on the A_3V3 test point, TP1.)</td>
</tr>
<tr>
<td>D3</td>
<td>Master reset status LED</td>
<td>Illuminates when the status of the ADAU1466 LRCLK_OUT3/MP9 pin is set to logic high by the ADAU1466.</td>
</tr>
<tr>
<td>D4</td>
<td>MP5 general-purpose LED</td>
<td>Illuminates when the status of the ADAU1466 LRCLK_OUT1/MP5 pin is set to logic high by the ADAU1466.</td>
</tr>
<tr>
<td>D5</td>
<td>MP11 general-purpose LED</td>
<td>Illuminates when the status of the ADAU1466 LRCLK_IN1/MP11 pin is set to logic high by the ADAU1466.</td>
</tr>
<tr>
<td>D6</td>
<td>Self boot status LED</td>
<td>Illuminates when the master reset signal being generated by the ADM811TARTZ reset supervisor IC is logic low, which puts the ADAU1466 and AD1938 into hardware reset. LED D3 does not illuminate when the master reset signal is logic high and the ADAU1466 and AD1938 are out of reset.</td>
</tr>
<tr>
<td>D7</td>
<td>Self boot status LED</td>
<td>Illuminates when the self boot switch (Position 1 of Switch S3) is set to the on position, signifying that a self boot operation is to be executed on the rising edge of the ADAU1466 RESET signal or when ADAU1466 is powered up. LED D2 does not illuminate when the self boot slide switch (S2) is set to the disabled, which signifies that no self boot operation is to occur.</td>
</tr>
</tbody>
</table>
Table 7. Switch and Push-Button Descriptions

<table>
<thead>
<tr>
<th>Reference</th>
<th>Functional Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>Reset push-button</td>
<td>When this switch is pressed and released, a reset signal is generated, which causes the ADM811TARTZ reset supervisor to generate a master reset signal for the ADAU1466 and AD1938.</td>
</tr>
<tr>
<td>S2</td>
<td>Master port mode switch</td>
<td>This switch selects whether the master port operated in SPI mode or I2C mode.</td>
</tr>
<tr>
<td>S3</td>
<td>Self boot, MP6, MP7, and MP8 switches</td>
<td>When in the on position, Position 1 of Switch S3 asserts the SELFBOOT pin of the ADAU1466. When in the on position, Position 2 of Switch S3, Position 3 of Switch S3, and Position 4 of Switch S3 tie the MP6, MP7, and MP8 pins high, respectively. When in the off position, these switches pull the MP6, MP7, and MP8 pins low.</td>
</tr>
</tbody>
</table>
EVALUATION BOARD SCHEMATICS AND ARTWORK

Figure 77. Functional Block Diagram

Figure 78. Evaluation Board Layout Block Diagram
Figure 79. SigmaDSP Audio Processor Schematic
Figure 80. Self Boot Circuit Schematic

Figure 81. S/PDIF Optical Interfaces Schematic
Figure 82. Status LEDs Schematic

Figure 83. DIP Switch Schematic
Figure 84. AUXADC Potentiometer Schematic

Figure 85. AD1938 Audio Codec Schematic
Figure 86. Power Supply Schematic

Figure 87. Reset Generator Circuit Schematic

Figure 88. SPI Communication Interface Header Schematic
Figure 89. Analog Input Channel 0 and Channel 1 Schematic
Figure 92. Analog Output Channel 16 and Channel 17 Schematic

Figure 93. Analog Output Channel 32 and Channel 33 Schematic
Figure 94. Analog Output Channel 40 and Channel 41 Schematic

Figure 95. Plane Decoupling Capacitors Schematic
Figure 96. EVAL-ADAU1466Z Layout, Top Assembly
Figure 97. EVAL-ADAU1466Z Layout, Top Copper
Figure 98. EVAL-ADAU1466Z Layout, Ground Plane
Figure 99. EVAL-ADAU1466Z Layout, Power Plane
Figure 100. EVAL-ADAU1466Z Layout, Bottom Copper
Figure 101. EVAL-ADAU1466Z Layout, Bottom Assembly (Viewed from Below)

4-LAYER CONSTRUCTION DETAIL

- SILKSCREEN
- SOLDERMASK
- LAYER 1 TOP SIDE: 1.5 OZ CU FINISHED
- LAMINATE: 0.010 INCH THICK
- LAYER 2 GROUND PLANE: 1.0 OZ CU.
- CORE PREPREG: 0.40 INCH THICK
- LAYER 3 POWER PLANE: 1.0 OZ CU.
- LAMINATE: 0.010 INCH THICK
- LAYER 4 BOTTOM SIDE: 1.5 OZ CU FINISHED
- SOLDERMASK
- SILKSCREEN

0.05 INCHES TO 0.07 INCHES

Figure 102. Cross Section of PCB Stack Up
**ORDERING INFORMATION**

**BILL OF MATERIALS**

Table 8.

<table>
<thead>
<tr>
<th>Qty.</th>
<th>Designator</th>
<th>Description</th>
<th>Part Number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>42</td>
<td>C1, C6 to C10, C13, C14, C16 to C18, C20, C22, C23, C25 to C31, C34, C36, C42, C43, C48, C50, C55, C58, C70, C71, C93, C104, C109, C112, C122 to C124</td>
<td>Multilayer ceramic capacitor, 0.10 μF, 16 V, X7R, 0402</td>
<td>GRM155R71C104KA88D</td>
<td>Murata</td>
</tr>
<tr>
<td>4</td>
<td>C11, C12, C15, C19</td>
<td>Multilayer ceramic capacitor, 10 nF, 25 V, X7R, 0402</td>
<td>GRM155R71E103JA01J</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C125, C126</td>
<td>Aluminum electrolytic capacitor, 47 μF, 105°C, SMD_D</td>
<td>EEE-FPC1C470P</td>
<td>Panasonic</td>
</tr>
<tr>
<td>26</td>
<td>C21, C24, C47, C53, C56, C59, C61, C64, C66, C75, C78, C81, C82, C86, C89, C94, C98, C101, C102, C106, C111, C113, C115, C116, C121</td>
<td>Multilayer ceramic capacitor, 10 μF, 10 V, X7R, 0805</td>
<td>GRM21BR71A106KE51L</td>
<td>Murata</td>
</tr>
<tr>
<td>3</td>
<td>C2, C3, C45</td>
<td>Multilayer ceramic capacitor, 390 pF, 50 V, NPO, 0402</td>
<td>GRM1555C1H390JA01D</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>C32</td>
<td>Multilayer ceramic capacitor, 1.0 μF, 16 V, X7R, 0603</td>
<td>GRM188R71C105KA12D</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C35, C39</td>
<td>Multilayer ceramic capacitor, 10 nF, 25 V, X7R, 0402</td>
<td>GRM155C1H151JA01D</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C37, C38</td>
<td>Multilayer ceramic capacitor, 100 μF, 105°C, SMD_B</td>
<td>EEE-FPC1C100R</td>
<td>Panasonic</td>
</tr>
<tr>
<td>1</td>
<td>C4</td>
<td>Multilayer ceramic capacitor, 180 pF, 50 V, NPO, 0402</td>
<td>GRM1555C1H331JA01D</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>C40</td>
<td>Multilayer ceramic capacitor, 150 pF, 25 V, X7R, 0402</td>
<td>GCM32ER71E106KA57L</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C41, C44</td>
<td>Multilayer ceramic capacitor, 0.10 μF, 35 V, X7R, 0402</td>
<td>CGA2B3X7R1V104K050BB</td>
<td>TDK Corp</td>
</tr>
<tr>
<td>8</td>
<td>C46, C52, C65, C77, C85, C100, C105, C120</td>
<td>Multilayer ceramic capacitor, 1.8 nF, 25 V, NPO, 0402</td>
<td>C0402C182J3GACTU</td>
<td>Kemet</td>
</tr>
<tr>
<td>8</td>
<td>C49, C51, C69, C74, C90, C96, C108, C118</td>
<td>Multilayer ceramic capacitor, 180 pF, 50 V, NPO, 0402</td>
<td>GRM1555C1H181GAO1D</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C5, C33</td>
<td>Multilayer ceramic capacitor, 5.6 nF, 25 V, NPO, 0402</td>
<td>GRM155R71E562KA01D</td>
<td>Murata</td>
</tr>
<tr>
<td>4</td>
<td>C54, C72, C92, C107</td>
<td>Multilayer ceramic capacitor, 330 pF, 50 V, NPO, 0402</td>
<td>GRM1555C1H331JA01D</td>
<td>Murata</td>
</tr>
<tr>
<td>8</td>
<td>C57, C68, C76, C84, C95, C103, C114, C119</td>
<td>Multilayer ceramic capacitor, 1.0 nF, 25 V, NPO, 0402</td>
<td>GRM1555C1H102JA01D</td>
<td>Murata</td>
</tr>
<tr>
<td>8</td>
<td>C60, C62, C79, C83, C97, C99, C110, C117</td>
<td>Multilayer ceramic capacitor, 100 pF, 50 V, NPO, 0402</td>
<td>GRM1555C1H101JZ01D</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C63, C73</td>
<td>Multilayer ceramic capacitor, 22 pF, 50 V, NPO, 0402</td>
<td>GRM1555C1H220JZ01D</td>
<td>Murata</td>
</tr>
<tr>
<td>7</td>
<td>D1 to D7</td>
<td>LED, green, 571 nm, 2 V, 3 mcd, 0603</td>
<td>LTST-C191KGKT</td>
<td>Lite-On</td>
</tr>
<tr>
<td>1</td>
<td>J1</td>
<td>Header, 2 x 5, 0.1 inch, shrouded, polarized, B</td>
<td>N2510-6002RB</td>
<td>3M</td>
</tr>
<tr>
<td>2</td>
<td>J2, J3</td>
<td>Header, 2 x 3, 0.1 inch, unshrouded</td>
<td>PBC06DAAN, or cut PBC36DAAN</td>
<td>3M</td>
</tr>
<tr>
<td>1</td>
<td>J4</td>
<td>Jack, power connector, 2.0 mm ID, 5.5 mm, outside diameter, through hole, right angle</td>
<td>RAPC722X</td>
<td>Switchcraft</td>
</tr>
<tr>
<td>6</td>
<td>J5 to J10</td>
<td>Jack, 3.5 mm headphone, stereo, right angle, SMD</td>
<td>SJ-3523-SMT</td>
<td>CUI Inc.</td>
</tr>
<tr>
<td>1</td>
<td>L1</td>
<td>Chip ferrite bead, 600 Ω, at 100 MHz, 500 mA, 0805</td>
<td>HZ0805E601R-10</td>
<td>Steward</td>
</tr>
<tr>
<td>2</td>
<td>L2, L3</td>
<td>Chip inductor, 47 μH, 140 mA, 3.25 Ω, 0603</td>
<td>CBMF1608T470K</td>
<td>Taiyo Yuden</td>
</tr>
<tr>
<td>1</td>
<td>Q1</td>
<td>Transistor, BJT, PNP, 60 V, 5 A, TO-252AA</td>
<td>STD2805T4</td>
<td>STMicroelectronics</td>
</tr>
<tr>
<td>1</td>
<td>R12</td>
<td>Chip resistor, 562 Ω, 1%, 63 mW, thick film, 0402</td>
<td>RMCF0402FT562R</td>
<td>Stackpole</td>
</tr>
<tr>
<td>Qty.</td>
<td>Designator</td>
<td>Description</td>
<td>Part Number</td>
<td>Manufacturer</td>
</tr>
<tr>
<td>------</td>
<td>------------</td>
<td>-------------</td>
<td>-------------</td>
<td>--------------</td>
</tr>
<tr>
<td>2</td>
<td>R1, R2</td>
<td>Potentiometer, 10 kΩ, linear taper, 9 mm, vertical</td>
<td>EVU-F2MFL3B14</td>
<td>Panasonic</td>
</tr>
<tr>
<td>4</td>
<td>R13, R14, R19, R26</td>
<td>Chip resistor, 1 kΩ, 1%, 63 mW, thick film, 0402</td>
<td>RC0402FR-071KL</td>
<td>Yageo</td>
</tr>
<tr>
<td>18</td>
<td>R16, R18, R22, R30, R33, R37, R42, R49, R54, R57, R60, R67, R77, R78, R82, R88, R94, R98</td>
<td>Chip resistor, 49.9 Ω, 1%, 63 mW, thick film, 0402</td>
<td>RC0402FR-0749R9L</td>
<td>Yageo</td>
</tr>
<tr>
<td>6</td>
<td>R17, R45, R90, R92, R95, R101</td>
<td>Chip resistor, 10 kΩ, 1%, 100 mW, thick film, 0402</td>
<td>ERJ-2RKF1002X</td>
<td>Panasonic</td>
</tr>
<tr>
<td>8</td>
<td>R20, R31, R39, R52, R58, R75, R84, R96</td>
<td>Chip resistor, 768 Ω, 1%, 63 mW, thick film, 0402</td>
<td>RC0402FR-07768RL</td>
<td>Yageo</td>
</tr>
<tr>
<td>8</td>
<td>R21, R45, R90, R92, R95, R101</td>
<td>Chip resistor, 10 kΩ, 1%, 100 mW, thick film, 0402</td>
<td>ERJ-2RKF1002X</td>
<td>Panasonic</td>
</tr>
<tr>
<td>14</td>
<td>R23, R24, R27, R34, R36, R41, R50, R55, R61, R71, R72, R86, R89, R93</td>
<td>Chip resistor, 100 kΩ, 1%, 100 mW, thick film, 0402</td>
<td>ERJ-2RKF1000X</td>
<td>Yageo</td>
</tr>
<tr>
<td>1</td>
<td>R25</td>
<td>Jumper, 0 Ω, 125 mW, 0805</td>
<td>ERJ-6GEY0R00V</td>
<td>Panasonic</td>
</tr>
<tr>
<td>16</td>
<td>R28, R29, R38, R44, R47, R48, R56, R63, R65, R66, R73, R81, R83, R87, R91, R100</td>
<td>Chip resistor, 4.99 Ω, 1%, 63 mW, thick film, 0402</td>
<td>RMCF0402FT4K99</td>
<td>Stackpole</td>
</tr>
<tr>
<td>2</td>
<td>R3, R35</td>
<td>Chip resistor, 4.75 kΩ, 1%, 63 mW, thick film, 0402</td>
<td>RC0402FR-074K75L</td>
<td>Yageo</td>
</tr>
<tr>
<td>1</td>
<td>R4</td>
<td>Chip resistor, 4.32 kΩ, 1%, 100 mW, thick film, 0402</td>
<td>ERJ-2RKF4321X</td>
<td>Panasonic</td>
</tr>
<tr>
<td>5</td>
<td>R43, R51, R62, R80, R99</td>
<td>Chip resistor, 100 Ω, 1%, 100 mW, thick film, 0402</td>
<td>ERJ-2RKF1000X</td>
<td>Panasonic</td>
</tr>
<tr>
<td>1</td>
<td>R5</td>
<td>Resistor network, eight-resistor, isolated, 33 Ω, 5%, 63 mW, 1506</td>
<td>741X163330JP</td>
<td>CTS</td>
</tr>
<tr>
<td>4</td>
<td>R6, R9 to R11</td>
<td>Resistor, 0 Ω, 125 mW, 0603</td>
<td>ERJ-3GEY0R00V</td>
<td>Panasonic</td>
</tr>
<tr>
<td>6</td>
<td>R64, R68 to R70, R74, R79</td>
<td>Chip resistor, 475 Ω, 1%, 63 mW, thick film, 0402</td>
<td>RMCF0402FT475R</td>
<td>Stackpole</td>
</tr>
<tr>
<td>4</td>
<td>R7, R8, R15, R46</td>
<td>Chip resistor, 33.2 Ω, 1%, 63 mW, thick film, 0402</td>
<td>RMCF0402FT33R2</td>
<td>Stackpole</td>
</tr>
<tr>
<td>1</td>
<td>S1</td>
<td>Switch, top actuated, tactile, SPST normally open, 6 mm gull wing</td>
<td>FSM6JSM</td>
<td>Tyco/Alicoswitch</td>
</tr>
<tr>
<td>1</td>
<td>S2</td>
<td>Switch, SPDT slide, SMD J HOOK</td>
<td>CAS-120TA</td>
<td>Copal Electronics</td>
</tr>
<tr>
<td>1</td>
<td>S3</td>
<td>Switch, four-section, SPST, SMD</td>
<td>219-4LPST</td>
<td>CTS Corp</td>
</tr>
<tr>
<td>68</td>
<td>TP1 to TP9, TP14 to TP25, TP30 to TP76</td>
<td>Test point, white, 0.1 inch OD</td>
<td>5002</td>
<td>Keystone Electronics</td>
</tr>
<tr>
<td>1</td>
<td>U1</td>
<td>Optical transmitter, 16 Mbps</td>
<td>PLT133/T10W</td>
<td>Everlight</td>
</tr>
<tr>
<td>1</td>
<td>U10</td>
<td>EEPROM, 128k x 8, 1.8 V to 5.5 V, SOU-8</td>
<td>25AA1024-I/SM</td>
<td>Microchip</td>
</tr>
<tr>
<td>1</td>
<td>U14</td>
<td>Inverter, 6-channel, SOIC-14</td>
<td>74ACT04SC</td>
<td>Fairchild Semi</td>
</tr>
<tr>
<td>1</td>
<td>U2</td>
<td>Optical receiver, 16 Mbps</td>
<td>PLR135/T10</td>
<td>Everlight</td>
</tr>
<tr>
<td>1</td>
<td>U3</td>
<td>SigmaDSP processor, 300 MHz</td>
<td>ADAU1466WBCPZ</td>
<td>Analog Devices</td>
</tr>
<tr>
<td>1</td>
<td>U4</td>
<td>Codec, four-ADC, eight-DAC, 192 kHz, 24-bit</td>
<td>AD1938YSTZ</td>
<td>Analog Devices</td>
</tr>
<tr>
<td>1</td>
<td>U5</td>
<td>Voltage regulator, high accuracy, low dropout, 3.3 V dc</td>
<td>ADP3338AKCZ-3.3-R7</td>
<td>Analog Devices</td>
</tr>
<tr>
<td>9</td>
<td>U6, U8, U9, U11 to U13, U15 to U17</td>
<td>Op amp, dual, low power, low noise, low distortion, rail-to-rail, 8-lead SOIC</td>
<td>ADA4841-2YRZ</td>
<td>Analog Devices</td>
</tr>
<tr>
<td>1</td>
<td>U7</td>
<td>Supervisor reset generator, 3.0 V, logic low output, 4-lead SOT-143</td>
<td>ADM811TARTZ-REEL7</td>
<td>Analog Devices</td>
</tr>
<tr>
<td>1</td>
<td>Y1</td>
<td>Crystal, 12.288 MHz, 18 pF, SMD-4</td>
<td>ABM3B-12.288MHZ-10-1-U-T</td>
<td>Abracon Corp</td>
</tr>
</tbody>
</table>
NOTES

PC refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI").

ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI.

CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI.

ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, WARRANTIES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports.

GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.