Designing with L4971, 1.5 A high efficiency DC-DC converter

Introduction

The L4971 is a 1.5 A monolithic dc-dc converter, step-down, operating at fix frequency continuous mode. It is designed in BCD60 II technology, and it is available in two plastic packages, DIP8 and SO16L.

One direct fixed output voltage at 3.3 V ±1% is available, adjustable for higher output voltage values, till 40 V, by an external voltage divider.

The operating input supply voltage ranges from 8 V to 55 V, while the absolute value, with no load, is 60V. New internal design solutions and superior technology performance allow to generate a device with improved efficiency in all the operating conditions and with reduced EMI due to an innovative internal driving circuit, and reduced external component counts.

While internal limiting current and thermal shutdown are today considered standard protection functions, mandatory for a safe load supply, oscillator with voltage feed forward improves line regulation and overall control loop.

Soft-start avoids output over voltage at turn-on, while, shorting this pin to ground, the device is completely disabled, going into zero consumption state.

Figure 1. Demonstration board
# Contents

1 Device description .................................................. 3

2 Power supply, UVLO and voltage reference ......................... 4
   2.1 Oscillator and voltage feed forward .......................... 4
   2.2 Current protection ............................................. 6
   2.3 Soft-start and inhibit functions .............................. 10
   2.4 Feedback disconnection ....................................... 14
   2.5 Zero load ..................................................... 14
   2.6 Output overvoltage protection (OVP) ........................ 14
   2.7 Power stage .................................................. 15
   2.8 Turn - on .................................................... 15
   2.9 Turn - off ................................................... 16

3 Typical application .................................................... 17
   3.1 Electrical specification ....................................... 17
   3.2 Input capacitor ............................................... 17
   3.3 Output voltage selection ..................................... 19
   3.4 Inductor selection ............................................ 19
   3.5 Output capacitors ............................................ 21
   3.6 Compensation network ........................................ 22
   3.7 Error amplifier and compensation blocks .................... 23
   3.8 LC filter ..................................................... 23
   3.9 PWM gain .................................................... 23
   3.10 Voltage divider and leading network ......................... 23

4 Revision history ....................................................... 28
1 Device description

For a better understanding of the device and its working principle, a short description of the main building blocks is given here below, with packaging options and complete block diagram.

Figure 2 shows the two packaging options, with the pin function assignments.

Figure 2. Pin Connections

![DIP8 SO16L Pin Connections Diagram]

Figure 3. Block diagram.

![Block diagram of AN937 Device]
2 Power supply, UVLO and voltage reference

The device is provided with an internal stabilized power supply (of about 12 V typ.) that powers the analog and digital control blocks and the bootstrap section.

From this pre regulator, a 3.3V reference voltage ±2%, is internally available.

2.1 Oscillator and voltage feed forward

Just one pin is necessary to implement the oscillator function, with inherent voltage feedforward.

Figure 4. Oscillator internal circuit

A resistor \( R_{osc} \) and a capacitor \( C_{osc} \) connected as shown in Figure 4, allow the setting of the desired switching frequency in agreement with the below formula:

\[
F_{SW} = \frac{1}{(R_{osc} \cdot C_{osc}) \ln\left(\frac{6}{5}\right)} + 100 \cdot C_{osc}
\]

Where \( F_{sw} \) is in kHz, \( R_{osc} \) in kΩ and \( C_{osc} \) in nF.

The oscillator capacitor, \( C_{osc} \), is discharged by an internal MOS transistor of 100 Ω of \( R_{dson}(Q1) \) and during this period the internal threshold is set at 1 V by a second MOS, \( Q2 \). When the oscillator voltage capacitor reaches the 1V threshold the output comparator turn-off the MOS \( Q1 \) and turn-on the MOS \( Q2 \), restarting the \( C_{osc} \) charging.

The oscillator block, shown in Figure 4, generates a sawtooth wave signal that sets the switching frequency of the system.

This signal, compared with the output of the error amplifier, generates the PWM signal that will modulate the conduction time of the power output stage.

The way the oscillator has been integrated, does not require additional external components to benefit of the voltage feed forward function.
The oscillator peak-to-valley voltage is proportional to the supply voltage, and the voltage feed forward is operative from 8 V to 55 V of input supply.

\[ \Delta V_{osc} = \frac{V_{CC} - 1}{6} \]

Also the \( \Delta V/\Delta t \) of the sawtooth is directly proportional to the supply voltage. As Vcc increases, the Ton time of the power transistor decreases in such a way to provide to the choke, and finally also the load, the product Volt. sec constant.

Figure 5 show how the duty cycle varies as a result of the change on the \( \Delta V/\Delta t \) of the sawtooth with the Vcc. The output of the error amplifier doesn’t change to maintain the output voltage constant and in regulation. With this function on board, the output response time is greatly reduced in presence of an abrupt change on the supply voltage, and the output ripple voltage at the mains frequency is greatly reduced too.

Figure 5.  Device switching frequency vs Rosc and Cosc

Figure 6.  Voltage feed forward function
In fact, the slope of the ramp is modulated by the input ripple voltage, generally present in the order of some tens of Volt, for both off-line and dc-dc converters using mains transformers.

The charge and discharge time is approximately to:

\[
T_{ch} = R_{osc} \cdot C_{osc} \cdot \ln\left(\frac{6}{5}\right)
\]

\[
T_{dis} = 100 \cdot C_{osc}
\]

The maximum duty cycle is a function of Tch, Tdis and an internal delay and is represented by the equation:

\[
D_{max} = \frac{R_{osc} \cdot C_{osc} \cdot \ln\left(\frac{6}{5}\right) - 80 \cdot 10^{-9}}{R_{osc} \cdot C_{osc} \cdot \ln\left(\frac{6}{5}\right) + 100 \cdot C_{osc}}
\]

and is represented in Figure 7:

2.2 Current protection

The L4971 has two current limit levels, pulse by pulse and hiccup modes.

Increasing the output current till the pulse by pulse limiting current threshold (Ith1 typ. value of 2.5 A) the controller reduces the on-time till the value of \( T_B = 300 \) ns that is a blanking time in which the current limit protection does not trigger. This minimum time is necessary to avoid undesirable intervention of the protection due to the spike current generated during the recovery time of the freewheeling diode.
In this condition, because of this fixed blanking time, the output current is given by:

$$I_{\text{max}} = \frac{V_{CC} \cdot T_B \cdot F_{SW} - V_I \cdot (1 - T_B \cdot F_{SW})}{R_O + (R_D + R_L)(1 - T_B \cdot F_{SW}) + (R_{\text{dson}} + R_L)T_B \cdot F_{SW}}$$

In Figure 8, the pulse by pulse protection is sufficient to limit the current.

In Figure 9 the pulse by pulse protection is no more effective to limit the current due to the minimum Ton fixed by the blanking time TB, and the hiccup protection intervenes because the output peak current reaches the relative threshold. At the pulse by pulse intervention (point A) the output voltage drops because of the Ton reduction, and the current is almost constant. Going versus the short circuit condition, the current is only limited by the series resistances RD and RL (see relation above) and could reach the hiccup threshold (point B), set 20% higher than the pulse by pulse. Once the hiccup limiting current is operating, in output short circuit condition, the delivered average output current decreases dramatically at very low values (point C).

---

**Figure 8. Output characteristics**

![Figure 8](image1)

**Figure 9. Output characteristics**

![Figure 9](image2)
Figure 10 shows the internal current limiting circuitry. Vth1 is the pulse by pulse while Vth2 is the hiccup threshold.

The sense resistor is in series with a small MOS realized as a partition of the main DMOS.

The Vth2 comparator (20% higher than Vth1) sets the soft start latch, initializing the discharge of the soft start capacitor with a constant current (about 22 mA). Reaching about 0.4 V, the valley comparator resets the soft start latch, restarting a new recharge cycle.

Figure 11 shows the typical waveforms of the current in the output inductor and the soft start voltage (pin 2).

During the recharging of the soft start capacitor, the Ton increases gradually and, if the short circuit is still present, when Ton>TB and the output peak current reaches the threshold, the hiccup protection intervenes again. So, the value of the soft start capacitor must not be too high (in this case the Ton increases slowly thus taking much time to reach the TB value) to avoid that during the soft start slope, the current exceeds the limit before the protection activation.
The following diagrams of Figure 13 and Figure 14 show the maximum allowed soft-start capacitor as a function of the input voltage, inductor value and switching frequency. A minimum value of the soft start capacitance is necessary to guarantee, in short circuit condition, the functionality of the limiting current circuitry.

In fact, with a capacitor too small, the frequency of the current peaks (see Figure 11) is high and the mean current value in short circuit increases.

Example: for a maximum input voltage of 55 V at 100 kHz, with an inductor of 260 mH, it is possible to use a soft start capacitor lower than 470 µF. With such a value, the soft start time (see Figure 19) of about 10 ms for an output voltage of 5 V.

**Figure 12. Maximum soft start capacitance with $f_{\text{SW}} = 100$ kHz**

![Diagram showing maximum soft start capacitance with $f_{\text{SW}} = 100$ kHz]

**Figure 13. Maximum soft start capacitance with $f_{\text{SW}} = 200$ kHz**

![Diagram showing maximum soft start capacitance with $f_{\text{SW}} = 200$ kHz]
2.3 Soft-start and inhibit functions

The soft start and the inhibit functions are designed using one pin only, pin2. Soft-start is requested to initialize all internal functions with a correct start-up of the system without overstressing the power stage, avoiding the intervention of the current protection, and having an output voltage rising smoothly without output overshoots.

At Vcc Turn-on or having had an intervention of inhibit function, an initial 5 μA internal current generator starts to charge the soft-start capacitor, from 0 V to about 1.8 V. From this hysteretic threshold, a 40 μA current generator is activated, putting in off state the previous generator.

Figure 14. Soft-start and inhibit functions internal circuit

At this point, the output PWM starts, initiating the rising phase of the output voltage. The soft-start capacitor is quickly discharged in case of:

- Thermal protection intervention
- Hiccup limiting current condition
- Supply voltage lower than UVLO off threshold.

The soft-start and inhibit schematic diagram is shown in Figure 14.

At device turn-on, the soft-start capacitor has no charge, with 0 V at its terminals. From 0 V to 1.8 V, switch S3 is opened and S4 is closed.

Soft-start capacitor is charged with 5 μA.

At 1.8 V, comp1 change the output status, opening S4 and closing S3, and the device starts to generate the PWM signal, rising smoothly the output voltage.

Till this moment, S2 is opened, S1 closed.

By closing S3, the soft-start capacitor is charged with 40μA reaching its saturation voltage. This procedure is repeated at each Vcc turn-on.
Figure 15. Timing diagram in inhibit, overcurrent and turn off condition.

- **VSS/INH**
- **IC**
- **PWM**
- **VO**
- **VCC**

INHIBIT | OVER-CURRENT | TURN-OFF
-------|--------------|----------
1.8V   |              |          
1.3V   |              |          
1.2V   |              |          

D977NR11

Downloaded from Arrow.com.
Turning Vcc off, the soft-start capacitor is discharged with a constant 10 μA (S2 closed, S3 closed, S1 and S4 open), from the moment when Vcc is crossing the UVLO off threshold. The final discharge value is 1.2 V. In case of the Css is discharged using an external grounded element when the voltage at Css reaches the threshold of 1.3 V Comp2 resets the flip flop, S1 is closed, S2 is opened and the 40 mA current generator is activated.

The external switch, sinking some mA, discharges the soft-start under the 1.2 V Comp1 threshold, opening S3 and closing S4. At this point the device is in disable, sourcing only 5 μA through pin 2. When the external grounding element is removed, the device restarts charging the soft start capacitance, initially, with 5 μA till the voltage reaches the 1.8 V threshold and Comp1 connects the 40 μA charging current generator. In case of thermal shutdown or overcurrent protection intervention the power is turned off and the flip flop turns off S2 and turns on S1. The soft-start is discharged till the voltage reaches the 1.3 V threshold, and Comp2 resets the flip flop. S1 is closed, S2 is opened and the soft-start capacitance is charged again.

Figure 15 shows the systems signals during Inhibit, overcurrent and Vcc turn off.

\[ t_1 = 0.36 \cdot C_{ss}; \quad t_2 = \frac{V_O}{I_{ch} \cdot 6 \cdot D_{max}} \cdot C_{ss} \]
where $D_{\text{max}}$ is 0.95, $C_{\text{ss}}$ is in $\mu$F and $I_{\text{ch}}$ is in $\mu$A. Soft-start time ($t_2$) versus output voltage and $C_{\text{ss}}$ is shown in Figure 17.

Thanks to the voltage feed forward, the start-up time ($t_2$) is not affected by the input voltage. Figure 18 shows the output voltage start-up using different soft-start capacitance values:

It is mandatory a minimum capacitor value of 22 nF. The pin 2 cannot be left open.

**Figure 17.** Soft-start time ($t_2$) vs $V_o$ and $C_{\text{ss}}$

**Figure 18.** Output rising voltage with $C_{\text{ss}}$ 56 nF, 100 nF, 22 nF
2.4 Feedback disconnection

In case of feedback disconnection, the duty cycle increases versus the max allowed value bringing the output voltage close to the input supply. This condition could destroy the load.

To avoid this dangerous condition, the device is forcing a little current (1.4 μA typical) out of the pin 8 (E/A Feedback).

If the feedback is disconnected, open loop, and the impedance at pin 8 is higher than 3.5 MΩ, the voltage at this pin goes higher than the internal reference voltage located on the non-inverting error amplifier input, and turns-off the power device.

2.5 Zero load

In normal operation, the output regulation is also guaranteed because the bootstrap capacitor is recharged, cycle by cycle, by means of the energy flowing into the choke.

Under light load conditions, this topology tends to operate in burst mode, with random repetition rate of the bursts. An internal new function makes this device capable of keeping the output voltage in full regulation with 1mA of load current only.

Between 1 mA and 500 μA, the output is kept in regulation up to 8% above the nominal value.

Here the circuitry providing the control:
1. A comparator located on the bootstrap section is sensing the bootstrap voltage; when this is lower than 5 V, the internal power VDMOS is forced ON for one cycle and OFF for the next.
2. During this operation mode, i.e. 500 μA of load current, the E/A control is lost. To avoid output over voltage, a comparator with one input connected to pin 8, and the second input connected to a threshold 8% higher that nominal output, turns OFF the internal power device the output is reaching that threshold.

When the output current, or rather, the current flowing into the choke, is lower than 500 μA, that is also the consumption of the bootstrap section, the output voltage starts to increase, approaching the supply voltage.

2.6 Output overvoltage protection (OVP)

The output overvoltage protection, OVP, is realized by using an internal comparator, which input is connected to pin 8, the feedback, that turns-off the power stage when the OVP threshold is reached. This threshold is typically 8% higher than the feedback voltage.

When a voltage divider is requested for adjusting the output voltage, the OVP intervention will be set at:

\[
V_{OVP} = 1.08 \cdot V_{FB} \cdot \frac{(Ra + Rb)}{Rb}
\]

where Ra is the resistor connected to the output.
2.7 **Power stage**

The power stage is realized by a N-channel D-MOS transistor with a Vdss in excess of 60 V and typ Rdson of 290 mΩ (measured at the device pins).

Minimizing the Rdson means also minimize the conduction losses.

But also the switching losses have to be taken into consideration. mainly for the two following reasons:

a) They are affecting the system efficiency and the device power dissipation

b) Because they generate EMI.

2.8 **Turn - on**

At turn-on of the power element, or better, the rise time of the current (di/dt) at turn-on is the most critical parameter to compromise.

At a first approach, it looks that faster is the rise time and lower are the turn-on losses.

It's not completely true.

There is a limit, and it's introduce by the recovery time of the recirculation diode.

Above this limit, about 100 A/usec, only disadvantages are obtained:

1. Turn-on overcurrent is decreasing efficiency and system reliability
2. Big EMI increase.

The L4971 has been developed with a special focus on this dynamic area.

An innovative and proprietary gate driver, with two different timings, has been introduced.

When the diode reverse voltage is reaching about 3 V, the gate is sourced with low current (see Figure 20) to assure the complete recovery of the diode without generating unwanted extra peak currents and noise. After this threshold, the gate drive current is quickly increased, producing a fast rise time till the peak current, so maintaining the efficiency very high.

**Figure 19. Turn on and Turn off (pin 2, 3)**
2.9 Turn-off

The turn-off behavior, is shown at Figure 19. 

**Figure 20** shows the details of the internal power stage and driver, where at Q2 is demanded the turn-off of the power switch, S.
3 Typical application

Figure 22 shows the typical application circuit, where the input supply voltage, Vcc, can range from 8 to 55 V operating, and the output voltage adjustable from 3.3 V to 40 V.

The selected components, and in particular input and output capacitors, are able to sustain the device voltage ratings, and the corresponding RMS currents.

3.1 Electrical specification

- Input voltage range: 8 V - 55 V
- Output voltage: 5.1 V ±3% (Line, load and thermal)
- Output ripple: 51 mV
- Output current range: 1 mA - 1.5 A
- Max output ripple current: 30% Iomax
- Max output current: 1.5 A
- Switching frequency: 200 kHz

3.2 Input capacitor

The input capacitor has to be able to support the max input operating voltage of the device and the max rms input current. The input current is squared and the quality of these capacitors has to be very high to minimize its power dissipation generated by the internal ESR, improving the system reliability. Moreover, input capacitors are also affecting the system efficiency.

The max Irms current flowing through the input capacitors is:
where $\eta$ is the expected system efficiency, $D$ is the duty cycle and $I_0$ the output dc current.

This function reaches the maximum value at $D = 0.5$ and the equivalent rms current is equal to $I_0/2$. The following diagram *Figure 23* is the graphical representation of the above equation, with an estimated efficiency of 85%, at different output currents.

The maximum and minimum duty cycles are:

$$D_{\text{max}} = \frac{V_O + V_f}{V_{\text{ccmin}} + V_f} = 0.66 \\ D_{\text{min}} = \frac{V_O + V_f}{V_{\text{ccmax}} + V_f} = 0.1$$

where $V_f$ is the freewheeling diode forward voltage. This formula is not taking into account the power MOS $R_{\text{dson}}$, considering negligible the inherent voltage drop, respect input and output voltages. At full load, 1.5 A, and $D=0.5$, the rms capacitor current to be sustained is of 0.75 A.

The selected 180 $\mu$F/63 V KY, guarantying a life time of 10000 hours at an ambient temperature of 105°C and switching frequency of 100 kHz, can support 1.15 A RMS current.

*Figure 22. Efficiency vs. output current*
3.3 Output voltage selection

An external voltage divider is required to set the regulated output voltage: I

\[ V_o = V_{\text{REF}} \cdot \left(1 + \frac{R2}{R3}\right) \]

where \( V_{\text{REF}} \) is 3.3 V

3.4 Inductor selection

The criteria used in fixing the inductor value has been dictated by the wanted output ripple voltage, 51mV max., performance obtained of course in combination with output capacitors too.

The inductor ripple current, fixed at 30% of \( I_{\text{omax}} \), i.e., 0.45 A, requires an inductor value of:

**Equation 1**

\[ L_o = V_o \cdot \frac{(1-D_{\text{min}})}{\Delta I \cdot f_{\text{sw}}} \]

It is possible to plot as a function of \( V_o \) and \( V_{\text{ccmax}} \) at 150 kHz and 200 kHz (see Figure 24 and Figure 25)
Figure 24. Ideal inductor value requested for 30% ripple current, as a function of max. input voltage and output (fSW=150 kHz)

The 120 µH value of the selected inductor is useful to keep the current ripple below 0.3*ILOAD over the input / output voltage range operating at 200 kHz.

Figure 25. Ideal inductor value requested for 30% ripple current, as a function of max. input voltage and output (fSW=200 kHz)
3.5 Output capacitors

The output capacitors selection, Co, is mainly driven by the output ripple voltage that has to be guaranteed, in this case 1% max. of Vo.

The output ripple is defined by the ESR of Co and by the ripple current flowing through it. The output capacitance is of 150 μF/35 V KY (Nippon Chemi-con), having an ESR of 150 mΩ at 20 °C. The ideal ripple voltage over the input voltage range is shown in Figure 26.

Figure 26. Ideal ripple voltage as a function of input and output voltage (fSW=200 kHz)

Co has also to support load transients. An idea of the magnitude of the output voltage drop during load transients is given below:

Equation 2

\[
\Delta V_O = \frac{\left(\Delta I_O\right)^2 \cdot L_o}{2 \cdot C_O \cdot \left(V_{inmin} \cdot D_{max} - V_o\right)}
\]

where \(\Delta I_o\) is the load current change, from 0.5 A to 1.5 A, Dmax is the max. duty cycle, 95%, Vo nominal is 5.1 V, and finally L is 68 μH.

Equation 2, normalized at Vo, is represented in the following diagram, Fig. 27, as a function of the minimum input voltage.

These curves are represented for different output capacitor 2x150 μF, 2x220 μF, 2x330 μF all KY, 35 V.
3.6 Compensation network

The complete control loop block diagram is shown in Figure 29. The error amplifier basic characteristics are:

- \( g_m = 2.5 \text{mS} \)
- \( R_o = 1.2 \text{M}\Omega \)
- \( A_v = 60 \text{dB} \)
- \( I_{\text{source/sink}} = 300 \mu\text{A} \)

**Figure 27.** Output drop (%) vs minimum input voltage

**Figure 28.** Block diagram compensation loop
3.7 Error amplifier and compensation blocks

The open loop gain is:

\[
A(s) = \frac{gm \cdot \frac{R_o \cdot (1 + s \cdot R_c \cdot C_o)}{s^2 \cdot R_o \cdot C_o \cdot R_c \cdot C_c + s \cdot (R_o \cdot C_o + R_o \cdot C_o + R_c \cdot C_c) + 1}}{1 + s \cdot R_c \cdot C_c + s \cdot (R_o \cdot C_o + R_o \cdot C_o + R_c \cdot C_c) + 1}
\]

where Cout is the parallel between the output and the external capacitance of the Error Amplifier and Ro the E/A output impedance. Rc and Cc are the compensation values.

3.8 LC filter

\[
A_{o(s)} = \frac{1 + R_{esr} \cdot C_{out} \cdot s}{L \cdot C_{out} \cdot s^2 + R_{esr} \cdot s + 1}
\]

3.9 PWM gain

\[
\frac{V_{CC}}{V_{ct}} = \frac{V_{CC}}{V_{CC} - 1} = 6
\]

where Vct is the peak to peak sawtooth oscillator.

3.10 Voltage divider and leading network

\[
A_{o(s)} = \frac{R_3}{R_2 + R_3} \cdot \frac{1 + R_2 \cdot C_9}{1 + s \cdot \frac{R_2 \cdot R_3}{R_2 + R_3} \cdot C_9}
\]

Poles and zeros value are:

\[
F_o = \frac{1}{2 \cdot \pi \cdot R_{esr} \cdot C_{out}} = \frac{1}{2 \cdot \pi \cdot 0.130 \cdot 150 \cdot 10^{-6}} = 8.2\text{KHz}
\]

\[
F_p = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{out}}} = \frac{1}{2 \cdot \pi \cdot \sqrt{120 \cdot 10^{-6} \cdot 150 \cdot 10^{-6}}} = 1.2\text{KHz}
\]

\[
F_{ocomp} = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c} = \frac{1}{2 \cdot \pi \cdot 15 \cdot 10^{-3} \cdot 22 \cdot 10^{-9}} = 492\text{Hz}
\]
Using a compensation network with \( R_4 = 15 \, \text{k}\Omega \), \( C_4 = 22 \, \text{nF} \) and \( C_5 = 82 \, \text{pF} \), the gain and Phase Bode plots are shown in Fig. 31-32. The cut-off frequency and the phase margin are:

\[
\begin{align*}
F_{p1} &= \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c} = \frac{1}{2 \cdot \pi \cdot 1.2 \cdot 10^6 \cdot 22 \cdot 10^{-9}} = 6.029\, \text{Hz} \\
F_{p2} &= \frac{1}{2 \cdot \pi \cdot R_c \cdot C_o} = \frac{1}{2 \cdot \pi \cdot 15 \cdot 10^3 \cdot 82 \cdot 10^{-12}} = 125\, \text{KHz} \\
F_{oLN} &= \frac{1}{2 \cdot \pi \cdot R_2 \cdot C_9} = \frac{1}{2 \cdot \pi \cdot 2.7 \cdot 10^3 \cdot 4.7 \cdot 10^{-9}} = 12\, \text{KHz} \\
F_{pLN} &= \frac{1}{2 \cdot \pi \cdot \frac{R_2 \cdot R_3}{R_2 + R_3} \cdot C_9} = \frac{1}{2 \cdot \pi \cdot 1.75 \cdot 10^3 \cdot 4.7 \cdot 10^{-9}} = 19\, \text{KHz}
\end{align*}
\]

Using a compensation network with \( R4= 15 \, \text{k}\Omega \), \( C4 = 22 \, \text{nF} \) and \( C5 = 82 \, \text{pF} \), the gain and Phase Bode plots are shown in Fig. 31-32. The cut-off frequency and the phase margin are:

- \( V_{\text{OUT}} = 3.3\, \text{V} \)  \( F_c = 36\, \text{KHz} \)  Phase margin = 62°
- \( V_{\text{OUT}} = 5\, \text{V} \)  \( F_c = 34\, \text{KHz} \)  Phase margin = 70°
- \( V_{\text{OUT}} = 12\, \text{V} \)  \( F_c = 18\, \text{KHz} \)  Phase margin = 92°
- \( V_{\text{OUT}} = 15\, \text{V} \)  \( F_c = 14\, \text{KHz} \)  Phase margin = 88°
- \( V_{\text{OUT}} = 18\, \text{V} \)  \( F_c = 11\, \text{KHz} \)  Phase margin = 83°
- \( V_{\text{OUT}} = 24\, \text{V} \)  \( F_c = 8.6\, \text{KHz} \)  Phase margin = 74°

**Figure 29.** Gain Bode plot open loop
Figure 30. Phase Bode plot open loop

Table 1. Component list (fsw = 200 kHz, V_{OUT} = 5 V)

<table>
<thead>
<tr>
<th>Reference</th>
<th>Description</th>
<th>Part number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>Resistor 12 KΩ 1% 1/4W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R2</td>
<td>Resistor 2.7 KΩ 1% 1/4W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>Resistor 4.99 KΩ 1% 1/4W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R4</td>
<td>Resistor 15 KΩ 1% 1/4W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R5</td>
<td>Not mounted</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1</td>
<td>Capacitor 180 μF 63V</td>
<td>EKY-630ELL181MJ20S</td>
<td>Nippon Chemi-con</td>
</tr>
<tr>
<td>C2 - C6</td>
<td>Capacitor 220 nF 63V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C3</td>
<td>Capacitor 2.2 nF 100V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C4</td>
<td>Capacitor 22 nF 50V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>Capacitor 82 pF 50V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7 - C11</td>
<td>Capacitor 100 nF 100V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C8</td>
<td>Not mounted</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C9</td>
<td>Capacitor 4.7 nF 50V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C10</td>
<td>Capacitor 150 μF 35V</td>
<td>EKY-350ELL151MHB5D</td>
<td>Nippon Chemi-con</td>
</tr>
<tr>
<td>L1</td>
<td>120 μH I_{RMS} = 1.85A I_{SAT} = 1.92A</td>
<td>MSS1260-124KLD</td>
<td>Coilcraft</td>
</tr>
<tr>
<td>U1</td>
<td></td>
<td>L4971</td>
<td>STMicroelectronics</td>
</tr>
</tbody>
</table>
Table 2. Resistor divider for $V_{OUT} = 12$ V

<table>
<thead>
<tr>
<th>Reference</th>
<th>Description</th>
<th>Part number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>Resistor $2.7 , \Omega$ 1%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>Resistor $1 , \Omega$ 1%</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Resistor divider for $V_{OUT} = 3.3$ V

<table>
<thead>
<tr>
<th>Reference</th>
<th>Description</th>
<th>Part number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>RESISTOR $2.7 , \Omega$ 1%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>NOT MOUNTED</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 31. Evaluation board (components side)
Figure 32. Evaluation board (bottom side)

Figure 33. Evaluation board (top side)
4 Revision history

Table 4. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>October 2004</td>
<td>13</td>
<td>First Issue in EDOCS</td>
</tr>
<tr>
<td>May 2005</td>
<td>14</td>
<td>Updated the Layout look &amp; feel.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Changed name of the D1 on the fig. 21</td>
</tr>
<tr>
<td>03-May-2011</td>
<td>15</td>
<td>Updated the evaluation board description</td>
</tr>
</tbody>
</table>
Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS “AUTOMOTIVE GRADE” MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 5655 Rev 15 29/29