

Low Voltage Quad 2-Input Exclusive-OR Gate

74LVX86

Description

The LVX86 contains four 2-input exclusive-OR gates. The inputs tolerate voltages up to 6.5 V allowing the interface of 5 V systems to 3 V systems.

Features

- Input Voltage Level Translation from 5 V to 3 V
- Ideal for Low Power/Low Noise 3.3 V Applications
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Ratings	Unit
V_{CC}	Supply Voltage		-0.5 to + 6.5	V
I_{IK}	DC Input Diode Current, $V_I = -0.5$ V		-20	mA
V_I	DC Input Voltage		-0.5 to 6.5	V
I_{OK}	DC Output Diode Current	$V_O = -0.5$ V	-20	mA
		$V_O = V_{CC} + 0.5$ V	+20	
V_O	DC Output Voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC Output Source or Sink Current		± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current		± 50	mA
T_{STG}	Storage Temperature		-65 to +150	°C
P_D	Power Dissipation		833	mW


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS (Note 1)

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	2.0	3.6	V
V_I	Input Voltage	0	5.5	V
V_O	Output Voltage	0	V_{CC}	V
T_A	Operating Temperature	-40	+85	°C
$\Delta t / \Delta V$	Input Rise and Fall Time	0	100	ns/V


Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Unused inputs must be held HIGH or LOW. They may not float.



1
TSSOP-14, WB
DT SUFFIX
CASE 948G

MARKING DIAGRAM



XXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)




Figure 1. Connection Diagram




Figure 2. Logic Symbol

PIN DESCRIPTION

PIN NAMES	DESCRIPTION
A_0-A_3	Inputs
B_0-B_3	Inputs
O_0-O_3	Outputs

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC}	Conditions	T _A = 25°C			T _A = -40°C to +85°C			Unit
				Min	Typ	Max	Min	Typ	Max	
V _{IH}	HIGH Level Input Voltage	2.0		1.5	—	—	1.5	—	—	V
		3.0		2.0	—	—	2.0	—	—	
		3.6		2.4	—	—	2.4	—	—	
V _{IL}	LOW Level Input Voltage	2.0		—	—	0.5	—	—	0.5	V
		3.0		—	—	0.8	—	—	0.8	
		3.6		—	—	0.8	—	—	0.8	
V _{OH}	HIGH Level Output Voltage	2.0	V _{IN} = V _{IL} or V _{IH} , I _{OH} = -50 μA	1.9	2.0	—	1.9	—	—	V
		3.0	V _{IN} = V _{IL} or V _{IH} , I _{OH} = -50 μA	2.9	3.0	—	2.9	—	—	
			V _{IN} = V _{IL} or V _{IH} , I _{OH} = -4 mA	2.58	—	—	2.48	—	—	
V _{OL}	LOW Level Output Voltage	2.0	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 50 μA	—	0.0	0.1	—	—	0.1	V
		3.0	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 50 μA	—	0.0	0.1	—	—	0.1	
			V _{IN} = V _{IL} or V _{IH} , I _{OL} = 4 mA	—	—	0.36	—	—	0.44	
I _{IN}	Input Leakage Current	3.6	V _{IN} = 5.5 V or GND	—	—	±0.1	—	—	±1.0	μA
I _{CC}	Quiescent Supply Current	3.6	V _{IN} = V _{CC} or GND	—	—	2.0	—	—	20.0	μA

NOISE CHARACTERISTICS (Note 2)

Symbol	Parameter	V _{CC} (V)	C _L (pF)	T _A = -40°C		Unit
				Typ	Limit	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	50	0.3	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	50	-0.3	-0.5	V
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3	50	—	2.0	V
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3	50	—	0.8	V

2. Input t_r = t_f = 3 ns

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC}	Conditions	T _A = 25°C			T _A = -40°C to +85°C			Unit
				Min	Typ	Max	Min	Typ	Max	
t _{PLH} , t _{PHL}	Propagation Delay Time	2.7	C _L = 15 pF	—	7.5	14.5	1.0	—	17.5	ns
			C _L = 50 pF	—	10.0	18.0	1.0	—	21.0	
		3.3 ± 0.3	C _L = 15 pF	—	5.8	9.3	1.0	—	11.0	
			C _L = 50 pF	—	8.3	12.8	1.0	—	14.5	
t _{OSLH} , t _{OShL}	Output to Output Skew (Note 3)	2.7	C _L = 50 pF	—	—	1.5	—	—	1.5	ns
		3.3		—	—	1.5	—	—	1.5	

3. Parameter guaranteed by design t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OShL} = |t_{PHLm} - t_{PHLn}|

CAPACITANCE

Symbol	Parameter	TA = 25°C			TA = -40°C to +85°C			Unit
		Min	Typ	Max	Min	Typ	Max	
C _{IN}	Input Capacitance	–	4	10	–	–	10	pF
C _{PD}	Power Dissipation Capacitance (Note 4)	–	18	–	–	–	–	pF

4. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


$$\text{Average operating current can be obtained by the equation: } I_{CC(\text{opr.})} = \frac{C_{PD} \times V_{CC} \times f_{IN} \times I_{CC}}{4 \text{ (per Gate)}}$$

ORDERING INFORMATION



Product Number	Package	Marking	Shipping [†]
74LVX86MTCX	TSSOP-14 WB (Pb-Free/Halide Free)	LVX 86	2500 / Tape and Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

*–Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.



SCALE 2:1

RECOMMENDED
SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the [onsemi](#) Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


TSSOP-14 WB
CASE 948G
ISSUE C

DATE 17 FEB 2016

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES		
	DIM	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200	
B	4.30	4.50	0.169	0.177	
C	---	1.20	---	0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
H	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252	BSC	
M	0	°	8	°	0

GENERIC
MARKING DIAGRAM*

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSSOP-14 WB	PAGE 1 OF 1

onsemi and [onsemi](#) are trademarks of Semiconductor Components Industries, LLC dba [onsemi](#) or its subsidiaries in the United States and/or other countries. [onsemi](#) reserves the right to make changes without further notice to any products herein. [onsemi](#) makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does [onsemi](#) assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. [onsemi](#) does not convey any license under its patent rights nor the rights of others.

onsemi, **ONSEMI**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

