# **Quad 2-Input Multiplexer**

The MC74AC157/74ACT157 is a high–speed quad 2–input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (non–inverted) form.

The MC74AC157/74ACT157 can also be used as a function generator.

#### Features

- Outputs Source/Sink 24 mA
- 'ACT157 Has TTL Compatible Inputs
- These are Pb–Free Devices




Figure 1. Pinout: 16–Lead Packages Conductors (Top View)

#### TRUTH TABLE

	Inp	Outputs		
Ē	S	I <sub>0</sub>	I <sub>1</sub>	Z
Н	Х	Х	Х	L
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



## **ON Semiconductor®**

www.onsemi.com

		MARKING DIAGRAMS
16************************************	SOIC-16 D SUFFIX CASE 751B	16 <b>8 8 8 8 8 8 8 8</b> xxx157G AWLYWW 1
16 Ference	TSSOP-16 DT SUFFIX CASE 948F	
xxx	= AC or ACT	-
A	= Assembly	Location
VVL or L Y	= Wafer Lot = Year	
•	/ = Work Wee	ek
G or ■	= Pb-Free F	Package
(Note: Microc	lot may be in	either location)

PIN NAMES

PIN	FUNCTION
I <sub>0a</sub> –I <sub>0d</sub>	Source 0 Data Inputs
I <sub>1a</sub> –I <sub>1d</sub>	Source 0 Data Inputs
Ē	Enable Input
S	Select Input
Z <sub>a</sub> –Z <sub>d</sub>	Outputs

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.





Figure 2. Logic Symbol

#### FUNCTIONAL DESCRIPTION

The MC74AC157/74ACT157 is a quad 2–input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input ( $\overline{E}$ ) is active–LOW. When  $\overline{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The MC74AC157/74ACT157 is the logic implementation of a 4–pole, 2–position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{array}{l} Z_a = \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_b = \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_c = \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ Z_d = \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{array}$$

A common use of the MC74AC157/74ACT157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The MC74AC157/74ACT157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.






Figure 3. Logic Diagram

#### MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \leq V_{I} \leq V_{CC} + 0.5$	V
Vo	DC Output Voltage	(Note 1)	$-0.5 \leq V_O \leq V_{CC} + 0.5$	V
I <sub>IK</sub>	DC Input Diode Current		±20	mA
I <sub>OK</sub>	DC Output Diode Current		±50	mA
I <sub>O</sub>	DC Output Sink/Source Current		±50	mA
I <sub>CC</sub>	DC Supply Current per Output Pin		±50	mA
I <sub>GND</sub>	DC Ground Current per Output Pin		±50	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds	3	260	°C
TJ	Junction temperature under Bias		+ 150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	SOIC TSSOP	69.1 103.8	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 65°C (Note 3)	SOIC TSSOP	500 500	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%		UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	Mac	Body Model (Note 4) chine Model (Note 5) evice Model (Note 6)	> 2000 > 200 > 1000	V
I <sub>Latch-Up</sub>	Latch–Up Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 7)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

2. The package thermal impedance is calculated in accordance with JESD51-7.

3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.

4. Tested to EIA/JESD22-A114-A.

5. Tested to EIA/JESD22-A115-A.

6. Tested to JESD22-C101-A.

7. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Тур	Max	Unit
M	Supply Voltogo	'AC	2.0	5.0	6.0	V
V <sub>CC</sub>	Supply Voltage	'ACT	4.5	5.0	5.5	v
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Ref. to GND)	-	0	-	V <sub>CC</sub>	V
		V <sub>CC</sub> @ 3.0 V	-	150	-	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	-	40	-	ns/V
		V <sub>CC</sub> @ 5.5 V	-	25	-	
	Input Rise and Fall Time (Note 2)	V <sub>CC</sub> @ 4.5 V	-	10	-	ns/V
t <sub>r</sub> , t <sub>f</sub>	'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	-	8.0	-	ns/v
TJ	Junction Temperature (PDIP)	-	-	-	140	°C
T <sub>A</sub>	Operating Ambient Temperature Range			25	85	°C
I <sub>ОН</sub>	Output Current – High			-	-24	mA
I <sub>OL</sub>	Output Current – Low	-	-	24	mA	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 1.  $V_{IN}$  from 30% to 70%  $V_{CC}$ ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2.  $V_{IN}$  from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

#### **DC CHARACTERISTICS**

			74	AC	74AC			
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = –40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I <sub>OUT</sub> = -50 μA	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA $I_{OH}$ -24 mA -24 mA	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I <sub>OUT</sub> = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $12 \text{ mA}$ $I_{OL}$ $24 \text{ mA}$ $24 \text{ mA}$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, GND$	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max	
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

\*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>.

AC CHARACTERISTICS (For Figures and Waveforms –	See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
---	--

			74AC			74AC			1
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay S to Z <sub>n</sub>	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.5 1.5	13.0 10.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay S to Z <sub>n</sub>	3.3 5.0	1.5 1.5	6.5 5.0	11.0 8.5	1.5 1.0	12.0 9.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay $\overline{E}$ to $Z_n$	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.5 1.5	13.0 10.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay $\overline{E}_n$ to $Z_n$	3.3 5.0	1.5 1.5	6.5 5.5	11.0 9.0	1.5 1.0	12 9.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay $I_n$ to $Z_n$	3.3 5.0	1.5 1.5	5.0 4.0	8.5 6.5	1.0 1.0	9.0 7.0	ns	3–5
t <sub>PHL</sub>	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	3.3 5.0	1.5 1.5	5.0 4.0	8.0 6.5	1.0 1.0	9.0 7.0	ns	3–5

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **DC CHARACTERISTICS**

			74/	СТ	74ACT			
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = –40°C to +85°C	Unit	Conditions	
			Тур	Guara	anteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA	
		4.5 5.5		3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -24  mA $I_{OH}$ $-24 \text{ mA}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{OL} = 24 \text{ mA}$ 24  mA	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, GND$	
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	_	1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max	
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

\*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

#### AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

			74ACT			74ACT		Unit	Fig. No.
Symbol					T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF				
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay S to Z <sub>n</sub>	5.0	2.0	-	9.0	1.5	10.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay S to Z <sub>n</sub>	5.0	2.0	١	9.5	2.0	10.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay $\overline{E}_n$ to $Z_n$	5.0	1.5	١	10	1.5	11.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay $\overline{E}_n$ to $Z_n$	5.0	1.5	I	8.5	1.0	9.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay $I_n$ to $Z_n$	5.0	1.5	I	7.0	1.0	8.5	ns	3–5
t <sub>PHL</sub>	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	5.0	1.5	-	7.5	1.0	8.5	ns	3–5

\*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### CAPACITANCE

Symbol	Parameter	Value – Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C <sub>PD</sub>	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$


#### **ORDERING INFORMATION**

Device Order Number	Package	Shipping <sup>†</sup>
MC74AC157DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74AC157DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74AC157DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel
MC74ACT157DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74ACT157DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74ACT157DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# ONSEMI

SOIC-16 CASE 751B-05 ISSUE K



DESCRIPTION: SOIC-16 PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves
the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular


purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

 
 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>