

# MOSFET – Power, P-Channel, Logic Level, DPAK

-25 A, -30 V

# NTD25P03L

Designed for low voltage, high speed switching applications and to withstand high energy in the avalanche and commutation modes. The source-to-drain diode recovery time is comparable to a discrete fast recovery diode.

#### **Features**

- S Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

# **Typical Applications**

- PWM Motor Controls
- Power Supplies
- Converters
- Bridge Circuits


# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-30	V
Gate-to-Source Voltage - Continuous - Non-Repetitive (tp ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±15 ±20	V Vpk
Drain Current - Continuous @ T <sub>A</sub> = 25°C - Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> I <sub>DM</sub>	-25 -75	A Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C	$P_{D}$	75	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J$ = 25°C ( $V_{DD}$ = 25 Vdc, $V_{GS}$ = 5.0 Vdc, Peak $I_L$ = 20 Apk, $L$ = 1.0 mH, $R_G$ = 25 $\Omega$ )	E <sub>AS</sub>	200	mJ
Thermal Resistance  - Junction-to-Case  - Junction-to-Ambient (Note 1)  - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.65 67 120	°C/W
Maximum Lead Temperature for Soldering Purposes, (1/8 in from case for 10 seconds)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 0.5 sq in pad size.
- When surface mounted to an FR4 board using the minimum recommended pad size.


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> Max
-30 V	51 mΩ @ 5.0 V	–25 A





DPAK CASE 369C STYLE 2

# MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location\*
Y = Year
WW = Work Week
25P03L = Device Code

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

= Pb-Free Package

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 7 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25$ °C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μA) Temperature Coefficient (Positive)			-30	-24		V mV/°C
Zero Gate Voltage Drain Current $ (V_{DS} = -30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C}) $ $ (V_{DS} = -30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}) $					-1.0 -100	μА
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)					-100	nA
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)			-1.0	-1.6 4.0	-2.0	V mV/°C
Static Drain-to-Source On-State Resistance $ \begin{array}{l} (V_{GS}=-5.0~\text{Vdc},~I_D=-12.5~\text{Adc})\\ (V_{GS}=-5.0~\text{Vdc},~I_D=-25~\text{Adc})\\ (V_{GS}=-4.0~\text{Vdc},~I_D=-10~\text{Adc}) \end{array} $				0.051 0.056 0.065	0.072 0.080 0.090	Ω
Forward Transconductance $(V_{DS} = -8.0 \text{ Vdc}, I_D = -12.5 \text{ Adc})$				13		Mhos
DYNAMIC CHARACTERISTICS		•		•	•	•
Input Capacitance		C <sub>iss</sub>		900	1260	pF
Output Capacitance	$(V_{DS} = -25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C <sub>oss</sub>		290	410	
Reverse Transfer Capacitance	,	C <sub>rss</sub>		105	210	
SWITCHING CHARACTERISTICS (N	Notes 3 & 4)					
Turn-On Delay Time		t <sub>d(on)</sub>		9.0	20	ns
Rise Time	$(V_{DD} = -15 \text{ Vdc}, I_D = -25 \text{ A}, V_{GS} = -5.0 \text{ V},$	t <sub>r</sub>		37	75	
Turn-Off Delay Time	$R_{G} = 1.3 \Omega$	t <sub>d(off)</sub>		15	30	
Fall Time		t <sub>f</sub>		16	55	
Gate Charge		Q <sub>T</sub>		15	20	nC
	$(V_{DS} = -24 \text{ Vdc}, V_{GS} = -5.0 \text{ Vdc},$	Q <sub>1</sub>		3.0		
	$V_{GS} = -3.0 \text{ VdC},$ $I_{D} = -25 \text{ A})$	Q <sub>2</sub>		9.0		
		$Q_3$		7.0		
BODY-DRAIN DIODE RATINGS (No	te 3)					
Diode Forward On-Voltage	$(I_S = -25 \text{ Adc}, V_{GS} = 0 \text{ V})$ $(I_S = -25 \text{ Adc}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>		-1.0 -0.9	-1.5	V
Reverse Recovery Time		t <sub>rr</sub>		35		ns
	$(I_S = -25 \text{ A}, V_{GS} = 0 \text{ V}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>a</sub>		20		
		t <sub>b</sub>		14		
Reverse Recovery Stored Charge				0.035		μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

<sup>4.</sup> Switching characteristics are independent of operating junction temperature.

# TYPICAL MOSFET ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

#### **POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current  $(I_{G(AV)})$  can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 x R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} In \left[ V_{GG} / (V_{GG} - V_{GSP}) \right]$$
  
$$t_{d(off)} = R_G C_{iss} In \left( V_{GG} / V_{GSP} \right)$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

# **DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{\rm rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{\rm rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high di/dts. The diode's negative di/dt during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive di/dt during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t<sub>rr</sub>), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_{D}$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_{D}$  can safely be assumed to equal the values indicated.




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

# TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD25P03LT4G	DPAK (Pb-Free)	2500 / Tape & Reel
STD25P03LT4G*	DPAK (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>S Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.



# **DPAK (SINGLE GAUGE)** CASE 369C ISSUE G

**DATE 31 MAY 2023** 









- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.


  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  DIMENSIONS D AND E ARE DETERMINED AT THE
  OUTERMOST EXTREMES OF THE PLASTIC BODY.
  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
  DETININAL MOLD ESCALUES.

- OPTIONAL MOLD FEATURE.

DIM	MIN.		MILLIMETERS		
	MITIM.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
_	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090 BSC		2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90	REF	
L2	0.050 B2C		0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040	-	1.01	
Z	0.155		3.93		









BOTTOM VIEW

2.58

5.80


BOTTOM VIEW ALTERNATE





CW

# **GENERIC MARKING DIAGRAM\***



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

6.17 [0.243] RECOMMENDED MOUNTING FOOTPRINT\*

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

S

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales