





SCHS026E - NOVEMBER 1998 - REVISED AUGUST 2024

## CD4016B Types CMOS Quad Bilateral Switch

## **1** Features

Texas

Instruments

- 20V digital or ± 10V peak-to-peak switching
- 280Ω typical on-state resistance for 15V operation
- Switch on-state resistance matched to within 10Ω typ over 15V signal-input range
- High on/off output-voltage ratio: 65dB typ at f is = 10kHz, R<sub>L</sub>= 10kΩ
- High degree of linearity: <0.5% distortion typ at f  $_{is}$ = 1kHz, V  $_{is}$ = 5V $_{p-p}$ , V  $_{DD}$  –V  $_{SS}$   $\Box$  10V, R  $_{L}$  = 10k $\Omega$
- Extremely low off-state switch leakage resulting in very low offset current and high effective offstate resistance: 100pA typ. at V <sub>DD</sub> -V <sub>SS</sub> =18V, T <sub>A</sub>=25°C
- Extremely high control input impedance (control circuit isolated from signal circuit: 10 <sup>12</sup> Ω typ.
- Low crosstalk between switches: –50dB typ at f  $_{is}$  = 0.9MHz, R  $_{L}$  = 1k $\Omega$
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch on = 40MHz (typical)
- 100% tested for quiescent current at 20V
- Maximum control input current of 1µA at 18V over full package temperature range; 100nA at 18V at 25°C
- 5V, 10V, and 15V parametric ratings

## 2 Applications

- Analog signal switching/multiplexing signal gating
- Modulator squelch control
- Demodulator chopper
- Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital and digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain

## **3 Description**

For transmission or multiplexing of analog or digital signals high-voltage types (20V rating).

CD4016B *B* Series types are quad bilateral switches intended for the transmission or multiplexing of analog or digital signals. Each of the four independent bilateral switches has a single control signal input which simultaneously biases both the p and n device in a given switch on or off.

The CD4016B *B* Series types are supplied in 14lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


Package	Information
---------	-------------

	· dendge ····e									
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>								
CD4016B	N (PDIP, 14)	19.3mm × 9.4mm								
CD4010B	D (SOIC, 14)	8.65mm × 6mm								

(1) For more information, see Section 8.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.





Schematic Diagram - 1 of 4 Identical Sections



## **Table of Contents**

1 Features1	4.5 Electrical Characteristics5
2 Applications1	4.6 Electrical Characteristics9
3 Description1	4.7 Typical Characteristics10
4 Specifications	5 Parameter Measurement Information 11
4.1 Absolute Maximum Ratings4	6 Device and Documentation Support13
4.2 ESD Ratings	6.1 Documentation Support13
4.3 Recommended Operating Conditions4	7 Revision History13
	8 Mechanical, Packaging, and Orderable Information 13



## **4** Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>DD</sub> -V <sub>SS</sub>			20	V
V <sub>DD</sub>	Supply voltage	-0.5	20	V
V <sub>SS</sub>		-20	0.5	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (EN, Ax, SELx)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, D)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)	-20	20	mA
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

### 4.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±500	V	
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **4.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}^{(1)}$	Power supply voltage differential	3	18	V
V <sub>DD</sub>	Positive power supply voltage	3	18	V
$V_{S}$ or $V_{D}$	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	V <sub>DD</sub>	V
$V_{SEL}$ or $V_{EN}$	Address or enable pin voltage	0	V <sub>DD</sub>	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)	-10	10	mA
T <sub>A</sub>	Ambient temperature	-55	125	°C

(1)  $V_{DD}$  and  $V_{SS}$  can be any value as long as  $3V \le (V_{DD} - V_{SS}) \le 24V$ , and the minimum  $V_{DD}$  is met.



### **4.4 Thermal Information**

		CD	CD4016				
	THERMAL METRIC <sup>(1)</sup>	N (PDIP)	D (SOIC)	UNIT			
		14 PINS	14 PINS				
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	93.7	109.7	°C/W			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	72.5	69.4	°C/W			
R <sub>θJB</sub>	Junction-to-board thermal resistance	68.0	67.9	°C/W			
$\Psi_{JT}$	Junction-to-top characterization parameter	50.3	25.8	°C/W			
$\Psi_{JB}$	Junction-to-board characterization parameter	67.3	67.1	°C/W			

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **4.5 Electrical Characteristics**

Over operating free-air temperature range,  $V_{SUPPLY} = \pm 5V$ , and  $R_L = 100\Omega$ , (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SIGNAL	INPUTS (VIS) AND OUTPUTS (	V <sub>os</sub> )					
			T <sub>A</sub> = -55°C			5	
			$T_A = -40^{\circ}C$			5	
		V <sub>is</sub> = 0 to 5V V <sub>DD</sub> = 5V	T <sub>A</sub> = 25°C		4.5	6	
			T <sub>A</sub> = 85°C			7.5	
			T <sub>A</sub> = 125°C			7.5	
			T <sub>A</sub> = -55°C			6	
			$T_A = -40^{\circ}C$			6	
		V <sub>is</sub> = 0 to 10V V <sub>DD</sub> = 10V	T <sub>A</sub> = 25°C		5	7	
			T <sub>A</sub> = 85°C			15	
	Quiescent Device Current		T <sub>A</sub> = 125°C			15	
D			T <sub>A</sub> = -55°C			7	μA
			$T_A = -40^{\circ}C$			7.2	
		V <sub>is</sub> = 0 to 15V V <sub>DD</sub> = 15V	T <sub>A</sub> = 25°C		6	8	
			T <sub>A</sub> = 85°C			30	
			T <sub>A</sub> = 125°C			30	
		T <sub>A</sub> = -55°C			8.5		
		$T_A = -40^{\circ}C$			8.5		
		V <sub>is</sub> = 0 to 20V V <sub>DD</sub> = 20V	T <sub>A</sub> = 25°C		6.5	9	
			T <sub>A</sub> = 85°C			150	
			T <sub>A</sub> = 125°C			150	



### 4.5 Electrical Characteristics (continued)

Over operating free-air temperature range,  $V_{SUPPLY} = \pm 5V$ , and  $R_L = 100\Omega$ , (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST CO	ONDITIONS		MIN TY	P MA		
				T <sub>A</sub> = -55°C			60	)	
			V <sub>DD</sub> = 10V	$T_A = -40^{\circ}C$			61	)	
			$V_{is} = V_{SS}$ or	T <sub>A</sub> = 25°C		25	66 06	0	
			V <sub>DD</sub>	T <sub>A</sub> = 85°C			84	0	
				T <sub>A</sub> = 125°C			96	0	
				T <sub>A</sub> = -55°C			187	0	
			V <sub>DD</sub> = 10V	T <sub>A</sub> = -40°C			190	)	
			V <sub>is</sub> = 4.75 to	T <sub>A</sub> = 25°C			200	0	
			5.75V	T <sub>A</sub> = 85°C			238	)	
		to (V <sub>DD</sub> +V <sub>SS</sub> )/2 ,		T <sub>A</sub> = 125°C			260	5	
r <sub>ON</sub>	ON Resistance r <sub>ON</sub> Max	$V_{C} = V_{DD}$ ,		T <sub>A</sub> = -55°C			36	$\Omega$	
		RL = 10kΩ	V <sub>DD</sub> = 15V	T <sub>A</sub> = -40°C			37	5	
			$V_{DD} = 15V$ $V_{is} = V_{SS}$ or	T <sub>A</sub> = 25°C		20	0 40	0	
			V <sub>DD</sub>	T <sub>A</sub> = 85°C			52	0	
				T <sub>A</sub> = 125°C			60	0	
				T <sub>A</sub> = -55°C			77	5	
			V <sub>DD</sub> = 15V V <sub>is</sub> = 7.25 to 7.75V	$T_A = -40^{\circ}C$			79	0	
				T <sub>A</sub> = 25°C			85	0	
				T <sub>A</sub> = 85°C			108	)	
				T <sub>A</sub> = 125°C			123	)	
		N Resistance $r_{ON}$ Max $V_C = V_{DD},$ RL = 10k $\Omega$	V <sub>DD</sub> = 5V V <sub>SS</sub> = 0V	T <sub>A</sub> = 25°C		58	80 700	D	
	ON Desistence & May		(V <sub>DD</sub> +V <sub>SS</sub> )/2 ,	V <sub>DD</sub> = 7.5V V <sub>SS</sub> = -7.5V	T <sub>A</sub> = 25°C		20	0 28	
r <sub>ON</sub>	ON Resistance r <sub>on</sub> max		V <sub>DD</sub> = 5V V <sub>SS</sub> = -5V	T <sub>A</sub> = 25°C		25	50 58	Ω	
			V <sub>DD</sub> = 2.5V V <sub>SS</sub> = -2.5V	T <sub>A</sub> = 25°C		52	20 3000	D	
			V <sub>DD</sub> = 5V			5			
ΔR <sub>ON</sub>	On-state resistance difference between any two switches	R <sub>L</sub> = 10kΩ, V <sub>C</sub> = V <sub>DD</sub>	V <sub>DD</sub> = 10V			0	Ω		
			V <sub>DD</sub> = 15V				5		
THD	Total Harmonic Distortion		$V_{\rm SS} = -5V_{\rm S}V_{\rm is}$ 0kΩ, f <sub>is</sub> = 1kHz	<sub>s(p-p)</sub> = 5V (sine w sine wave	vave centered	0	.4	%	
BW	-3-dB cutoff frequency (switch on)	$V_{\rm C} = V_{\rm DD} = 5V_{\rm OD}$ on 0V), R <sub>L</sub> = 1		<sub>s(p-p)</sub> = 5V (sine w	vave centered	2	0	MHz	
OISO	-50-dB feedthrough frequency (switch off)	V <sub>C</sub> = V <sub>DD</sub> = 5V on 0V), R <sub>L</sub> = 1		<sub>s(p-p)</sub> = 5V (sine w	vave centered	1.2	25	MHz	
				T <sub>A</sub> = -55°C		-0.1	0.	1	
		V <sub>DD</sub> = 18V		T <sub>A</sub> = -40°C		-0.1	0.	1	
is	Input/Output Leakage Current (switch off)	$V_{\rm C} = 0V$ $V_{\rm is} = 18V, V_{\rm os}$	= 0V	T <sub>A</sub> = 25°C		0.00	00 0. 1 0.	1 µA	
		$V_{is} = 0V, V_{os} =$	18V	T <sub>A</sub> = 85°C		-1		1	
				$T_{A} = 125^{\circ}C$		-1		1	
XTALK	–50-dB crosstalk frequency	$V_{\rm C} = V_{\rm DD} = 5V_{\rm OD}$ on 0V), R <sub>1</sub> = 1		<sub>s(p-p)</sub> = 5V (sine v	vave centered		.9	MHz	



### 4.5 Electrical Characteristics (continued)

Over operating free-air temperature range,  $V_{SUPPLY} = \pm 5V$ , and  $R_L = 100\Omega$ , (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	
		V <sub>C</sub> = V <sub>DD</sub> , V <sub>SS</sub>	V <sub>DD</sub> = 5V			40	100	
		= GND V <sub>IS</sub> = Square	V <sub>DD</sub> = 10V			20	40	
t <sub>pd</sub>	Propagation delay	Wave 0 to $V_{DD}$ , $C_L =$ 50pF, $R_L =$ 200k $\Omega$	V <sub>DD</sub> = 15V			15	30	ns
C <sub>IS</sub>	Input capacitance	V <sub>DD</sub> = 5V, VC =	= V <sub>SS</sub> = -5V			4		pF
C <sub>OS</sub>	Output capacitance	V <sub>DD</sub> = 5V, VC =	= V <sub>SS</sub> = -5V			4		pF
C <sub>IOS</sub>	Feed through	V <sub>DD</sub> = 5V, VC =	= V <sub>SS</sub> = -5V			0.2		pF
				T <sub>A</sub> = –55°C			0.9	
		I <sub>is</sub>   < 10μΑ, V <sub>is</sub> = V <sub>SS</sub> , V <sub>OS</sub>	$V_{DD} = 5V$	T <sub>A</sub> = -40°C			0.9	
V <sub>ILC</sub> Control input, low voltage (max	(ax) $= V_{DD}$ , and $V_{is}$	V <sub>DD</sub> = 10V	T <sub>A</sub> = 25°C			0.7	V	
		= V <sub>DD</sub> , V <sub>OS</sub> = V <sub>SS</sub>	V <sub>DD</sub> = 15V	T <sub>A</sub> = 85°C			0.4	
		VSS		T <sub>A</sub> = 125°C			0.4	
			V <sub>DD</sub> = 5V		3.5			V
V <sub>IHC</sub> Control input, high vo	Control input, high voltage	See Figure 10	V <sub>DD</sub> = 10V		7			V
			V <sub>DD</sub> = 15V		11			V
I <sub>IH</sub>	Input High Lekaage		V <sub>DD</sub> = 18V			0.5	1	μA
I <sub>IL</sub>	Input Low Leakage		V <sub>DD</sub> = 18V		-1	-0.1		μA
	Crosstalk (control input to sig output)	$\begin{array}{c} V_{C} = 10V\\ (square\\ wave), t_{r}, t_{f} =\\ 20ns, R_{L} =\\ 10k\Omega \ V_{DD} =\\ 10V \end{array}$	V <sub>DD</sub> = 10V			50		mV
		t <sub>r</sub> , t <sub>f</sub> = 20ns	V <sub>DD</sub> = 5V			35	70	ns
	Turn-on propagation delay	$C_{L} = 50 pF_{r}$	V <sub>DD</sub> = 10V			20	40	ns
		$R_L = 1k\Omega$	V <sub>DD</sub> = 15V			15	30	ns
	Maximum control input repetit rate	$\begin{array}{c} V_{IN}=V_{DD},C_L\\=50 pF,R_L=1 k\Omega\\ V_C=10 V\\ \text{(square wave centered on 5V), }t_r,t_f=20 ns,V_{os}=1/2 V_{os}at\\ 1 kHz \end{array}$	V <sub>DD</sub> = 10V			10		MHz
C <sub>IN</sub>	Input Capacitance		1			5	7.5	pF



### 4.5 Electrical Characteristics (continued)

Over operating free-air temperature range,  $V_{SUPPLY} = \pm 5V$ , and  $R_L = 100\Omega$ , (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST CONDITIONS	MIN TYP MAX	UNI
			T <sub>A</sub> = -55°C	0.25	
			$T_A = -40^{\circ}C$	0.2	
		V <sub>DD</sub> = 5V V <sub>is</sub> = 0V	T <sub>A</sub> = 25°C	0.2	mA
		v <sub>is</sub> – ov	T <sub>A</sub> = 85°C	0.12	
			T <sub>A</sub> = 125°C	0.14	
			T <sub>A</sub> = -55°C	-0.25	
			$T_A = -40^{\circ}C$	-0.2	
		$V_{DD} = 5V$	T <sub>A</sub> = 25°C	-0.2	mA
		V <sub>is</sub> = 5V	T <sub>A</sub> = 85°C	-0.12	
			T <sub>A</sub> = 125°C	-0.14	
			T <sub>A</sub> = -55°C	0.62	
			$T_A = -40^{\circ}C$	0.5	
		$V_{DD} = 10V$	T <sub>A</sub> = 25°C	0.5	mA
		V <sub>is</sub> = 0V	T <sub>A</sub> = 85°C	0.3	
			T <sub>A</sub> = 125°C	0.35	
Switch input current		T <sub>A</sub> = -55°C	-0.62		
		V <sub>DD</sub> = 10V V <sub>is</sub> = 10V	$T_{A} = -40^{\circ}C$	-0.5	
			T <sub>A</sub> = 25°C	-0.5	m/
			T <sub>A</sub> = 85°C	-0.3	
			T <sub>A</sub> = 125°C	-0.35	
			T <sub>A</sub> = -55°C	1.8	
			$T_A = -40^{\circ}C$	1.4	
		$V_{DD} = 15V$	T <sub>A</sub> = 25°C	1.5	m
		V <sub>is</sub> = 0V	T <sub>A</sub> = 85°C	1	
			T <sub>A</sub> = 125°C	1.1	
			$T_A = -55^{\circ}C$	-1.8	
			$T_A = -40^{\circ}C$	-1.4	
		$V_{DD} = 15V$	T <sub>A</sub> = 25°C	-1.5	m
		V <sub>is</sub> = 15V	T <sub>A</sub> = 85°C	-1	
			T <sub>A</sub> = 125°C	-1.1	
		V <sub>DD</sub> = 5V V <sub>is</sub> = 0V		0.4	V
		V <sub>DD</sub> = 5V V <sub>is</sub> = 5V		4.6	V
		V <sub>DD</sub> = 10V V <sub>is</sub> = 0V		0.5	V
DS	Switch output voltage	V <sub>DD</sub> = 10V V <sub>is</sub> = 10V		9.5	V
		V <sub>DD</sub> = 15V V <sub>is</sub> = 0V		1.5	V
		V <sub>DD</sub> = 15V V <sub>is</sub> = 15V		13.5	V

(1) Peak-to-Peak voltage symmetrical about  $(V_{DD} - V_{EE})$  / 2.



### **4.6 Electrical Characteristics**

	TEST CONDITIONS				LIMIT	LIMITS AT INDICATED TEMPERATURES (°C)					
CHARACTERISTIC		V <sub>IN</sub> (V) V <sub>DD</sub> (V)				_			-	-25	UNITS
			• IN (•)	• 00 (•)	-55	-40	+85	+125	TYP	MAX	
			0,5	5	025	0.25	7.5	7.5	0.01	0.25	
Quiescent Device			0,10	10	0.5	0.5	15	15	0.01	0.5	μA
Current, I <sub>DD</sub>			0,15	15	1	1	30	30	0.01	1	μι
			0,20	20	5	5	150	150	0.02	5	
Signal Inputs (V <sub>is</sub> ) and C	Dutput (V <sub>os</sub> )										
	V <sub>C</sub> =V <sub>DD</sub>	$V_{is}\text{=}V_{DD} \text{ or } V_{SS}$		10	600	610	840	960	-	660	
On-State	$R_L = 10 k\Omega$ Returned to	V <sub>is</sub> =4.75 to 5.75V		10	1870	1900	2380	2600	-	2000	Ω
Resistance, r <sub>on</sub> MAX	V <sub>DD</sub> -V <sub>SS</sub>	$V_{is}$ = $V_{DD}$ or $V_{SS}$		15	360	370	520	600	-	400	<b>1</b> 2
	2	V <sub>is</sub> =7.25 to 7.75V		15	775	790	1080	1230	-	850	
∆On-State				5	-	-	-	-	15	-	
Resistance Between	$R_L$ =10k $\Omega$ , $V_C$ = $V_{DD}$			10	-	-	-	-	10	-	Ω
Any 2 Switches, Δr <sub>on</sub>				15	-	_	_	-	5	-	
Total Harmonic	V <sub>C</sub> =V <sub>DD</sub> =5V, V <sub>SS</sub> = −5\	$V_{C}=V_{DD}=5V, V_{SS}=-5V, V_{is(p-p)}=5V$ (Sine wave centered of							0.4		0/
Distortion, THD	f <sub>is</sub> = 1kHz sine wave	(pp)		, _	-	-	-	-	0.4	-	%
-3dB Cutoff Frequency (Switch on)	$V_{C}=V_{DD}=5V, V_{SS}=-5V,$	$V_{is(p-p)}$ (Sine wave c	entered on 0V) l	R <sub>L</sub> =1kΩ,	-	-	-	_	40	-	MHz
−50dB Feed-through Frequency (Switch off)	V <sub>C</sub> =V <sub>SS</sub> = -5V, V <sub>is(p-p)</sub> =5	5V (Sine wave cente	ered on 0V) R <sub>L</sub> =	1 lkΩ	-	-	-	-	1.25	-	MHz
Input/Output	$V_{\rm C} = 0V$										
Leakage Current	V <sub>is</sub> = 18V, V <sub>OS</sub> = 0V;			18	±0.1	±0.1	±1	±1	10 <sup>-4</sup>	±0.1	μA
(Switch off) I <sub>is</sub> MAX	V <sub>is</sub> = 0V, V <sub>OS</sub> = 18V										
	$V_{C}(A) = V_{DD} = +5V, V_{C}(A)$	B) = V <sub>SS</sub> =-5V, V <sub>is</sub> (A	)= 5V <sub>p-p</sub> , 50Ω								
-50dB Crosstalk	source				_	_	_	_	0.9	_	MHz
Frequency	R <sub>L</sub> = 1kΩ								0.0		
	R <sub>I</sub> = 200kΩ			5	_	_	_	_	40	100	
Propagation	$V_{\rm C} = V_{\rm DD}, V_{\rm SS} = {\rm GND},$	$C_{\rm L} = 50 \rm pF$		10	_	_	_	_	20	40	
Delay (Signal Input to	$V_{is} = $ Square Wave 0 to									-	ns
Signal Output) t <sub>pd</sub>	$t_r$ , $t_f = 20$ ns	• 00		15	-	-	-	-	15	30	
0 "						_			4		
Capacitance:	V <sub>DD</sub> = +5V				-	-	_	-	4	-	-
Input, C <sub>is</sub> Output, C <sub>OS</sub> Feed-through, C <sub>ios</sub>	V <sub>C</sub> =V <sub>SS</sub> =-5V				-			-		-	pF
					-	-	-	-	0.2	-	
Control (V <sub>C</sub> )								1	1	1	1
Control Input Low Voltage, V <sub>ILC</sub> (MAX)	I <sub>is</sub>  < 10 μA V <sub>is</sub> = V <sub>SS</sub> , V <sub>OS</sub> = V <sub>DD</sub> ar	nd $V_{is} = V_{DD}, V_{OS} = V_{DD}$	V <sub>SS</sub>	5,10, 15	0.9	0.9	0.4	0.4	-	0.7	v
				5					3	.5 (Min.)	
Control Input High	See Figure 4-8			10						7 (Min.)	v
Voltage, V <sub>IHC</sub>			15						11 (Min.)	1	
	Input Current, I <sub>IN</sub> (MAX)	)Vis□ V <sub>DD</sub>			_						
Input Current, I <sub>IN</sub>	$V_{DD} - V_{SS} = 18V$			18	±0.1	±0.1	±1	±1	±10 <sup>-5</sup>	±0.1	μA
(MAX)	V <sub>CC</sub> D V <sub>DD</sub> - V <sub>SS</sub>			-							
	V <sub>C</sub> = 10V (Sq. Wave)										
Crosstalk (Control	$t_r$ , $t_f = 20$ ns			10	_	_	_	_	50	_	mV
Input to Signal Output)	$R_{\rm L} = 10 k\Omega$			$\dashv$							
	Turn-On Propagation D	elav t. t. = 20ns		5	_	_	_	_	35	70	
	Liam on Liopayauon D				1	1	1	1	100	1.0	
Turn-On Propagation Delay	C <sub>L</sub> = 50pF	<b>7</b> 17 1		10	_	-	-	_	20	40	ns


Copyright © 2024 Texas Instruments Incorporated



### 4.6 Electrical Characteristics (continued)


	TEST CONDITION	ONS		LIMITS AT INDICATED TEMPERATURES (°C)						
CHARACTERISTIC	N. AD		V AA				+25		UNITS	
		V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	TYP	MAX	
Maximum Control Input Repetition Rate	$ \begin{array}{l} \mbox{Maximum Control Input Repetition Rate} \\ V_{is} = V_{DD} < V_{SS} = GND, R_L = 1 \mbox{k}\Omega \mbox{ to GND, } C_L \\ 10 V(\mbox{Square wave centered on 5V}) \\ t_r, t_f = 20 \mbox{ns}, V_{OS} = \frac{1}{2} \mbox{ V}_{OS} \mbox{ at 1kHz} \end{array} $	_ = 50pF, V <sub>C</sub> =	10	-	_	_	_	10	_	MHz
Input Capacitance, C <sub>IN</sub>				-	-	-	-	5	7.5	μF


## 4.7 Typical Characteristics








### 4.7 Typical Characteristics (continued)



















Figure 5-2. Test Circuit for Square-wave Response.





Figure 5-4. MAX Control-input Repetition Rate.





SWITCH THRESHOLD VOLTAGE IS DEFINED AS THE VOLTAGE APPLIED TO A TRANS-MISSION GATE CONTROL WHICH CAUSES IO #A OF TRANSMISSION GATE CURRENT.






Figure 5-6. Turn-On Propagation Delay-control Input.



### 6 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 6.1 Documentation Support

#### 6.1.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.1.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 6.1.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 6.1.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 6.1.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (May 2024) to Revision E (August 2024)	Page
•	Added Settling Time plots	10

С	hanges from Revision C (September 2003) to Revision D (May 2024)	Page
•	Increased IDD max/typ for the lower Temperature cases	5
•	Changed typical IIH to 0.5µA	<mark>5</mark>
	Changed typical IIL to -0.1µA	

### 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9064001CA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9064001CA CD4016BF3A
CD4016BE	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4016BE
CD4016BE.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4016BE
CD4016BEE4	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4016BE
CD4016BF	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4016BF
CD4016BF.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4016BF
CD4016BF3A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9064001CA CD4016BF3A
CD4016BF3A.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9064001CA CD4016BF3A
CD4016BM	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-55 to 125	CD4016BM
CD4016BM96	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4016BM
CD4016BM96.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4016BM
CD4016BMT	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-55 to 125	CD4016BM
CD4016BNSR	NRND	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4016B
CD4016BNSR.A	NRND	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4016B
CD4016BPW	NRND	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM016B
CD4016BPW.A	NRND	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM016B
CD4016BPWR	NRND	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM016B
CD4016BPWR.A	NRND	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM016B

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

## PACKAGE OPTION ADDENDUM

29-May-2025

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4016B, CD4016B-MIL :

• Catalog : CD4016B

Military : CD4016B-MIL

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications




Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4016BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4016BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4016BNSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4016BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4016BM96	SOIC	D	14	2500	353.0	353.0	32.0
CD4016BM96	SOIC	D	14	2500	356.0	356.0	35.0
CD4016BNSR	SOP	NS	14	2000	356.0	356.0	35.0
CD4016BPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

23-May-2025

### TUBE



## - B - Alignment groove width

### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4016BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4016BE.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4016BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4016BPW	PW	TSSOP	14	90	530	10.2	3600	3.5
CD4016BPW.A	PW	TSSOP	14	90	530	10.2	3600	3.5


# **D0014A**



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.




# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane - 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.




# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE






## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.




# **PW0014A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0014A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0014A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated