# MOSFET - Power, Single, N-Channel, DPAK/IPAK 30 V, 117 A

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC Q101 Qualified NVD4804N
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Param	Symbol	Value	Unit		
Drain-to-Source Voltag	V <sub>DSS</sub>	30	V		
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	19.6	Α
Current (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 85°C		15.2	11.
Power Dissipation $(R_{\theta JA})$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.66	W
Continuous Drain	C	T <sub>A</sub> = 25°C	ID	14.5	Α
Current (R <sub>0JA</sub> ) (Note 2)	Steady	T <sub>A</sub> = 85°C	C	11	
Power Dissipation (R <sub>0</sub> JA) (Note 2)	State	T <sub>A</sub> = 25°C	SPo	1.43	W
Continuous Drain Current (R <sub>B,IC</sub> )	NO	$T_C = 25^{\circ}C$	CID	124	Α
(Note 1)	7,	T <sub>C</sub> = 85°C		96	
Power Dissipation (R <sub>θJC</sub> ) (Note 1)	•	T <sub>C</sub> = 25°C	P <sub>D</sub>	107	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	230	Α
Current Limited by Pack	age	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	45	Α
Operating Junction and	Storage Te	emperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Di	I <sub>S</sub>	78	Α		
Drain to Source dV/dt	dV/dt	6.0	V/ns		
Single Pulse Drain-to-S Energy ( $V_{DD}$ = 24 V, $V_{GS}$ L = 1.0 mH, $I_{L(pk)}$ = 30 A	E <sub>AS</sub>	450	mJ		
Lead Temperature for So (1/8" from case for 10 s)	ldering Pui	rposes	T <sub>L</sub>	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	4.0 mΩ @ 10 V	117 A
30 V	5.5 mΩ @ 4.5 V	117 A










CASE 369AA DPAK (Bent Lead) STYLE 2 CASE 369AD 3 IPAK (Straight Lead)

CASE 369D IPAK (Straight Lead DPAK)

# MARKING DIAGRAMS & PIN ASSIGNMENTS



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	1.4	°C/W
Junction-to-TAB (Drain)	$R_{ heta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	56.4	
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	105	

- Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
   Surface-mounted on FR4 board using the minimum recommended pad size.

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•	•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D =$	250 μΑ	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				26		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	$T_J = 25$ °C $T_J = 125$ °C			1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V		, 0	±100	nA
ON CHARACTERISTICS (Note 3)	•		. 1		M		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μΑ	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>		F	Oren	7.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 to 11.5 V	I <sub>D</sub> = 30 A	109.1	3.4	4.0	mΩ
		7.5	I <sub>D</sub> = 15 A	SW	3.4		
		V <sub>GS</sub> = 4.5 V	( <sub>D</sub> = 30 A	O	4.7	5.5	
		CONT	I <sub>D</sub> = 15 A		4.6		
Forward Transconductance	gFS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 15 A		23		S
CHARGES AND CAPACITANCES	7 / /	JAI L					
Input Capacitance	C <sub>iss</sub>	COVIND			4490		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1 V <sub>DS</sub> = 12	.0 MHz, V		952		
Reverse Transfer Capacitance	C <sub>rss</sub>	7	•		556		
Total Gate Charge	Q <sub>G(TOT)</sub>				30	40	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>D</sub>	<sub>S</sub> = 15 V,		5.5		
Gate-to-Source Charge	$Q_GS$	I <sub>D</sub> = 30 /	A		13		
Gate-to-Drain Charge	$Q_{GD}$	1			13		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 11.5 \text{ V}, V_{D}$ $I_{D} = 30 \text{ A}$	<sub>OS</sub> = 15 V, A		73		nC
SWITCHING CHARACTERISTICS (Note	e 4)						
Turn-On Delay Time	t <sub>d(on)</sub>				18		ns
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{D}$	<sub>S</sub> = 15 V,		20		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$			24		
Fall Time	t <sub>f</sub>				8		
Turn-On Delay Time	t <sub>d(on)</sub>				10		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 11.5 \text{ V, V}_{C}$	ns = 15 V.		19		
Turn-Off Delay Time	t <sub>d(off)</sub>	I <sub>D</sub> = 15 A, R <sub>G</sub>			35		
Fall Time	t <sub>f</sub>	1			5		

- 3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Switching characteristics are independent of operating junction temperatures.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.81	1.2	V
		I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C		0.72		
Reverse Recovery Time	t <sub>RR</sub>		•		34		ns
Charge Time	ta	V <sub>GS</sub> = 0 V, dls/	dt = 100 A/μs,		19		
Discharge Time	tb	I <sub>S</sub> = 3			15		
Reverse Recovery Time	Q <sub>RR</sub>				30		nC
ACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				2.49		nΗ
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK	L <sub>D</sub>	$T_A = 3$	25°C		1.88		
Gate Inductance	L <sub>G</sub>	1			3.46	alG/	
Gate Resistance	$R_{G}$	1			0.6	,9,	Ω
erformance may not be indicated by the	Electrical Character	istics if operated	under different	conditions.	1/1/		
Product parametric performance is indicated erformance may not be indicated by the	Electrical Character	istics if operated	under different	conditions.	1/1/		

#### **TYPICAL PERFORMANCE CURVES**





Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

#### **TYPICAL PERFORMANCE CURVES**



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. Gate-To-Source and Drain-To-Source
Voltage vs. Total Charge

#### Figure 7. Capacitance Variation




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

#### **TYPICAL PERFORMANCE CURVES**





Figure 13. Avalanche Characteristics



#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD4804NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4804N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail
NVD4804NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4804NT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






#### **DPAK INSERTION MOUNT**

CASE 369 ISSUE O

**DATE 02 JAN 2000** 





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	UEC	MILLIMETERS		
	INCHES				
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.250	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.033	0.040	0.84	1.01	
F	0.037	0.047	0.94	1.19	
G	0.090	BSC	2.29 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.175	0.215	4.45	5.46	
S	0.050	0.090	1.27	2.28	
٧	0.030	0.050	0.77	1.27	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:		STYLE 5:		STYLE 6:	
PIN 1.	BASE	PIN 1.	GATE	PIN 1.	ANODE	PIN 1.	CATHODE	PIN 1.	GATE	PIN 1.	MT1
2.	COLLECTOR	2.	DRAIN	2.	CATHODE	2.	ANODE	2.	ANODE	2.	MT2
3.	EMITTER	3.	SOURCE	3.	ANODE	3.	GATE	3.	CATHODE	3.	GATE
4.	COLLECTOR	4.	DRAIN	4.	CATHODE	4.	ANODE	4.	ANODE	4.	MT2

DOCUMENT NUMBER:	98ASB42319B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	DPAK INSERTION MOUNT	DPAK INSERTION MOUNT	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



SCALE 1:1

# **DPAK (SINGLE GUAGE)** CASE 369AA **ISSUE B**

Α


В

**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



C



STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE

CATHODE

STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE


STYLE 6: PIN 1. MT1 2. MT2 3. GATE STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER COLLECTOR

# **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	' '
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part





#### 3.5 MM IPAK, STRAIGHT LEAD

CASE 369AD **ISSUE B** 

**DATE 18 APR 2013** 



3. EMITTER


2. ANODE 3. CATHODE


ANODE


STYLE 5:

PIN 1. GATE

COLLECTOR







STYLE 4: PIN 1. CATHODE

3. GATE

2. ANODE


ANODE 4.

- NOTES:
  1.. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. 2.. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.19	2.38		
A1	0.46	0.60		
A2	0.87	1.10		
b	0.69	0.89		
b1	0.77	1.10		
D	5.97	6.22		
D2	4.80			
E	6.35	6.73		
E2	4.57	5.45		
E3	4.45	5.46		
е	2.28	BSC		
L	3.40	3.60		
L1		2.10		
L2	0.89	1.27		

#### **GENERIC MARKING DIAGRAMS\***

# **Discrete**





Integrated

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE
2 COLLECTOR	2 DDAIN	2 CATHODE

STYLE 6:

PIN 1. MT1

MT2
 GATE

MT2

3. SOURCE 3. ANODE 4. DRAIN

CATHODE

STYLE 7: PIN 1. GATE

2. COLLECTOR 3. EMITTER COLLECTOR

XXXXXX = Device Code

Α = Assembly Location

L = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON23319D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	3.5 MM IPAK, STRAIGHT LEAD		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

