



DRV2511-Q1 8-A Automotive Haptic Drivers for Solenoid and Voice Coils

1 Features

- AEC-Q100 Qualified for automotive applications:
 - Temperature grade 1: -40°C to 125°C , T_A
 - Device HBM ESD classification level H2
 - Device CDM ESD classification level C3
- Wide operating voltage (4.5 V - 18 V)
- Capable of handling voltage of 30 V
- High current drive (8-A Peak)
- Low $R_{DS(on)}$, full H-bridge output
- Integrated fault protection
 - Short-circuit protection
 - Over-temperature protection
 - Over-voltage and under-voltage protection
- Analog input
- Dedicated interrupt pin

2 Applications

- [Electromagnetic actuator driver](#)
 - Voice coil
 - Solenoid
- [Mechanical button replacement](#)
- [Automotive haptic applications](#)
 - Infotainment
 - Center-console
 - Steering wheel
 - Door-panel

3 Description

The DRV2511-Q1 device is a high current haptic driver specifically designed for inductive loads, such as solenoids and voice coils.

The output stage of the DRV2511-Q1 device consists of a full H-bridge capable of delivering 8 A of peak current.

The DRV2511-Q1 device provides protection functions such as undervoltage lockout, over-current protection and over-temperature protection.

The DRV2511-Q1 device is automotive qualified.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV2511-Q1	HTSSOP (32)	11.00 mm × 6.20 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents

1 Features	1	8.1 Gain.....	10
2 Applications	1	9 Application and Implementation	11
3 Description	1	9.1 Application Information.....	11
4 Revision History	2	9.2 Typical Application, Single Ended Input	11
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	15
6 Specifications	4	10.1 Power Dissipation and Maximum Ambient Temperature.....	15
6.1 Absolute Maximum Ratings	4	11 Layout	15
6.2 ESD Ratings.....	4	11.1 Layout Guidelines	15
6.3 Recommended Operating Conditions.....	4	11.2 Layout Example	15
6.4 Thermal Information	4	12 Device and Documentation Support	16
6.5 Electrical Characteristics.....	5	12.1 Documentation Support	16
6.6 Switching Characteristics	5	12.2 Receiving Notification of Documentation Updates	16
6.7 Typical Characteristics	6	12.3 Community Resources.....	16
7 Detailed Description	7	12.4 Trademarks	16
7.1 Overview	7	12.5 Electrostatic Discharge Caution.....	16
7.2 Functional Block Diagram	7	12.6 Glossary	16
7.3 Feature Description.....	8	13 Mechanical, Packaging, and Orderable Information	16
7.4 Device Functional Modes.....	10		
8 Programming	10		


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2016) to Revision B	Page
• Moved the Automotive Applications to the top of the <i>Features</i> list	1
• Changed Device CDM ESD classification level to C3.....	1
• Changed From: "NRST" pin To: "EN" pin in the <i>Operation in Shutdown Mode</i> section	10

Changes from Original (June 2016) to Revision A	Page
• Released as Production Data	1

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
GND	1, 9, 10, 11, 22, 25, 28	P	Ground.
EN	2	I	Device enable pin.
INTZ	3	O	General fault reporting. Open drain. INTZ = High, normal operation INTZ = Low, fault condition
IN+	4	I	Positive differential input.
IN-	5	I	Negative differential input.
REG	6, 7	P	Internally generated gate voltage supply. Not to be used as a supply or connected to any component other than a 1 μ F X7R ceramic decoupling capacitor and the GAIN resistor divider.
GAIN	8	I	Selects Gain.
STDBY	12	I	Standby pin.
FS2	13	I	Output switching frequency selection.
FS1	14	I	Output switching frequency selection.
FS0	15	I	Output switching frequency selection.
N/C	16	N/C	Pin should be left floating.
AVDD	17	P	Analog Supply, can be connected to VBAT for single power supply operation.
PVDD	18, 19, 31, 32	P	Power supply.
BSTN	20, 24	P	Boot strap for negative output, connect to 220 nF X5R, or better ceramic cap to OUT-.
OUT-	21, 23	O	Negative output
BSTP	26, 30	P	Boot strap for positive output, connect to 220 nF X5R, or better ceramic cap to OUT+.
OUT+	27, 29	O	Positive output.
Thermal Pad or PowerPAD™		G	Connect to GND for best system performance. If not connected to GND, leave floating.

(1) DO = Digital Output, DI = Digital Input, AI = Analog Input, O = Amplifier Output, G = General Ground, P = Power, BST = Boot Strap.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	PVDD, AVDD	−0.3	30	V
Input voltage, V_i	IN+, IN−	−0.3	6.3	V
	GAIN	−0.3	VREG + 0.3	V
	EN	−0.3	VDD + 0.3	V
Slew rate, maximum ⁽²⁾	STDBY, EN, FS0, FS1, FS2		10	V/msec
Operating free-air temperature, T_A		−40	85	°C
Operating junction temperature range, T_J		−40	150	°C
Storage temperature range, T_{stg}		−40	125	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) 100 k Ω series resistor is needed if maximum slew rate is exceeded.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	Supply voltage	PVDD, AVDD	4.5		18	V
V_{IH}	High-level input voltage	STDBY, EN, FS0, FS1, FS2	2			V
V_{IL}	Low-level input voltage	STDBY, EN, FS0, FS1, FS2			0.8	V
V_{OL}	Low-level output voltage	INTZ, $R_{PULL-UP}$ = 100 k Ω , PVDD = 18 V			0.8	V
I_{IH}	High-level input current	STDBY, EN, FS0, FS1, FS2 (V_i = 2 V, PVDD = 18 V)			50	μ A
R_L	Minimum load Impedance	Output filter: L = 10 μ H, C = 3.3 μ F	1.6			Ω
L_o	Output-filter Inductance	Minimum output filter inductance under short-circuit condition	1			μ H

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DRV2511-Q1	UNIT
		DAP (HTSSOP)	
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	17.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$, $AVDD = PVDD = 12\text{ V}$ to 18 V , $R_L = 5\ \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OS} $	Output offset voltage (measured differentially)	$V_I = 0\text{ V}$, Gain = 36 dB		1.5	15	mV
I_{VDD}	Quiescent supply current	No load or filter		20		mA
$I_{VDD(SD)}$	Quiescent supply current in shutdown mode	=No load or filter,		35		μA
$I_{VDD(STD BY)}$	Quiescent supply current in standby mode	No load or filter		11		mA
$r_{DS(on)}$	Drain-source on-state resistance, measured pin to pin	$T_J = 25^\circ\text{C}$		60		$\text{m}\Omega$
G	Gain	$R1 = \text{open}$, $R2 = 20\text{ k}\Omega$	19	20	21	dB
		$R1 = 100\text{ k}\Omega$, $R2 = 20\text{ k}\Omega$	25	26	27	
		$R1 = 100\text{ k}\Omega$, $R2 = 39\text{ k}\Omega$	31	32	33	dB
		$R1 = 75\text{ k}\Omega$, $R2 = 47\text{ k}\Omega$	35	36	37	
V_{REG}	Regulator voltage		6.4	6.9	7.4	V
BW	Full power bandwidth			60		kHz
V_O	Output voltage (measured differentially)	Measured at $PVDD = 12\text{ V}$		50		V
PSRR	Power supply ripple rejection	200 mV _{PP} ripple at 1 kHz, Gain = 20 dB		–70		dB
CMRR	Common-mode rejection ratio	$PVDD = 12\text{ V}$		–56		dB
f_{OSC}	Oscillator frequency (with PWM duty cycle < 96%)	$FS2 = 0$, $FS1 = 0$, $FS0 = 0$	376	400	424	kHz
		$FS2 = 0$, $FS1 = 0$, $FS0 = 1$	470	500	530	
		$FS2 = 0$, $FS1 = 1$, $FS0 = 0$	564	600	636	
		$FS2 = 0$, $FS1 = 1$, $FS0 = 1$	940	1000	1060	
		$FS2 = 1$, $FS1 = 0$, $FS0 = 0$	1128	1200	1278	
	Power-on threshold			4.1		V
	Power-off threshold			28		V
	Thermal trip point			150		$^\circ\text{C}$
	Thermal hysteresis			15		$^\circ\text{C}$
	Over current trip point			13		A
	Over-voltage trip point			28		V

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{on-sd}	Turn-on time from shutdown to waveform	EN = Low to High, STBY = Low		10		ms
t_{OFF-sd}	Turn-off time	EN = High to Low		5		μs
$t_{on-stdby}$	Turn-on time from standby to waveform	EN = High, STBY = High to Low		6		μs

6.7 Typical Characteristics




Figure 1. Shutdown Current vs VDD Voltage




Figure 2. Standby Current vs VDD Voltage

7 Detailed Description

7.1 Overview


The DRV2511-Q1 device is a high current haptic driver specifically designed for inductive loads, such as solenoids and voice coils.

The output stage consists of a full H-bridge capable of delivering 8 A of peak current.

The design uses an ultra-efficient switching output technology developed by Texas Instruments, but with features added for the automotive industry. The DRV2511-Q1 device provides protection functions such as undervoltage lockout, over-current protection and over-temperature protection. This technology allows for reduced power consumption, reduced heat, and reduced peak currents in the electrical system.

The DRV2511-Q1 device is automotive qualified.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input and Configurable Pre-amplifier

The DRV2511-Q1 device features a differential input stage that cancels common-mode noise that appears on the inputs. The DRV2511-Q1 device also features four gain settings that are configurable via external resistors.

Table 1. Gain Configuration Table

GAIN	R1	R2	INPUT IMPEDANCE
20 dB	5.6 k Ω	open	60 k Ω
26 dB	20 k Ω	100 k Ω	30 k Ω
32 dB	39 k Ω	100 k Ω	15 k Ω
36 dB	47 k Ω	75 k Ω	9 k Ω




Figure 3. Gain Configuration

7.3.2 Pulse-Width Modulator (PWM)

The DRV2511-Q1 device features BD modulation scheme with high bandwidth, low noise, low distortion, and excellent stability.

The BD modulation scheme allows for smaller ripple currents through the load. Each output switches from 0 V to the supply voltage. With no input, the OUT+ and OUT- pins are in phase with each other so that there is little or no current in the load. For positive differential inputs, the duty cycle of OUT+ is greater than 50% and the duty cycle of OUT- is lower than 50% for a positive differential output voltage. The opposite is true for negative differential inputs. The voltage across the load sits at 0 V throughout most of the switching period, reducing the switching current, which reduces the I^2R losses in the load.




Figure 4. BD Mode Modulation

7.3.3 Designed for low EMI

The DRV2511-Q1 device design has minimal parasitic inductances due to the short leads on the package. This dramatically reduces EMI that results from current passing from the die to the system PCB. The design incorporates circuitry that optimizes output transitions that causes EMI. Follow the recommended design requirements in the [Design Requirements](#) section.

7.3.4 Device Protection Systems

The DRV2511-Q1 device features a complete set of protection circuits carefully designed to protect the device against permanent failures due to shorts, over-temperature, over-voltage, and under-voltage scenarios. The INTZ pin signals if an error is detected.

Table 2. Fault Reporting Table

FAULT	TRIGGERING CONDITION (typical value)	INTZ	ACTION	LATCH?
Over Current	Output short or short to PVDD or GND	pulled low	Output high impedance	Latched
Over Temperature	$T_j > 150^{\circ}\text{C}$	pulled low	Output high impedance	Latched
Under Voltage	$\text{PVDD} < 4.5\text{V}$	–	Output high impedance	Self-clearing
Over Voltage	$\text{PVDD} > 27\text{V}$	–	Output high impedance	Self-clearing

When the "Latched" conditions happen, the device must be reset with the EN signal in order to clear the fault. If automatic recovery from these conditions is desired, connect the INTZ pin directly to the EN pin. This allows the INTZ pin function to automatically drive the EN pin low which clears the latched condition.

7.4 Device Functional Modes

The DRV2511-Q1 device has multiple power states to optimize power consumption.

7.4.1 Operation in Shutdown Mode

The EN pin of the DRV2511-Q1 device puts the device in a shutdown mode. When EN is asserted (logic low), all internal blocks of the device are off to achieve ultra low power.

7.4.2 Operation in Standby Mode

The STDBY pin of the DRV2511-Q1 device puts the device in a standby mode. When STDBY is asserted (logic high), some internal blocks of the device are off to achieve low power while preserving the ability to wake up quickly to achieve low latency waveform playback.

7.4.3 Operation in Active Mode

The DRV2511-Q1 device is in active mode when it has a valid supply, and it is not in either shutdown or standby modes. In this mode the DRV2511-Q1 device is fully on and reproducing at the output the input times the gain.

8 Programming

8.1 Gain

The DRV2511-Q1 device has a configurable gain that is controlled through external resistors. Please see the Analog Input and Configurable Pre-amplifier section for more details.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV2511-Q1 device is a high-efficiency driver for inductive loads, such as solenoids and voice-coils. The typical use of the device is on haptic applications where short, strong waveforms are desired to create a haptic event that will be coming from the application processor.

9.2 Typical Application, Single Ended Input

To use the DRV2511-Q1 with a single-ended source, apply either a voltage divider to bias INB to 3 V, tie to GND or use a 0.1- μ F cap from INB to GND to have the device self bias. Apply the single-ended signal to the INA pin.




Figure 5. Typical Application Schematic

Typical Application, Single Ended Input (continued)

9.2.1 Design Requirements

For this design example, use the parameters shown in [Table 3](#).

Table 3. Design Parameters

COMPONENT	DESCRIPTION	SPECIFICATIONS	TYPICAL VALUE
C1	Supply capacitor	Capacitance	22 μ F and 0.1 μ F for PVDD & AVDD
C2, C3	Boost capacitor	Capacitance	0.22 μ F
C4, C5	Output snubber capacitor	Capacitance	470 pF
C6	Regulator capacitor	Capacitance	1 μ F
C9	Input decoupling capacitor	Capacitance	0.1 μ F
R1, R2	Output snubber resistor	Resistance	3.3 Ω
R _(PU)	Pull-up resistor	Resistance	100 k Ω

9.2.2 Detailed Design Procedure

9.2.2.1 Optional Components

Note that in the diagrams, there are a few optional external components. These optional external components may be needed in the application to meet EMI/EMC standards and specifications by filters necessary frequency spectrums.

9.2.2.2 Capacitor Selection

A bulk bypass capacitor should be mounted between VBAT and GND. The capacitance needs to be >22 μ F with a X5R or better rating on the power pins to GND. Also include two ceramic capacitors in the ranges of 220 pF to 1 μ F and 100 nF to 1 μ F. The bootstrap capacitors, BSTA and BSTB, should be 220-nF ceramic capacitors of quality X5R or better rated for at least the maximum rating of the pin.

9.2.2.3 Solenoid Selection

The DRV2511-Q1 solenoid driver can accommodate a variety of solenoids. Solenoids should have an equivalent resistance of 1.6 Ω or greater. Solenoids with lower resistances are prone to driving high currents. A maximum peak current of 8-A should not be exceeded. The DRV2511-Q1 will go into a shutdown mode to protect itself from overcurrent.

9.2.2.4 Output Filter Considerations

The output filter is optional and is mainly for limiting peak currents. A second-order Butterworth low-pass filter with the cut-off frequency set to a few kilohertz should be sufficient. See [Equation 1](#) through [Equation 4](#) for example filter design.

$$H(s) = \frac{1}{s^2 + \sqrt{2}s + 1} \quad (1)$$

$$L_x = \frac{\sqrt{2} \times R_L}{2\omega_o} \quad (2)$$

$$2 \times C_F = \frac{\sqrt{2}}{2 \times \frac{R_L}{2} \times \omega_o} \quad (3)$$

$$\omega_o = 2\pi \times f \quad (4)$$

9.2.3 Application Curves

These application curves were taken using an HA200 solenoid with a 100-g mass, and the acceleration was measured using the DRV-AAC16-EVM accelerometer. The following scales apply to the graphs:

- Output Differential Voltage scale is shown on the plots at 5-V/div
- Acceleration scale is 5.85-G/div
- Current scale is 2-A/div




Figure 6. Ramp Click with Input




Figure 7. Ramp Click




Figure 8. Square Click




Figure 9. Half Sine Click

9.2.4 Typical Application, Differential Input

To use the DRV2511-Q1 with a differential input source, apply both inputs differentially from a control source (GPIO, DAC, etc...).




Figure 10. Typical Application Schematic

10 Power Supply Recommendations

10.1 Power Dissipation and Maximum Ambient Temperature

The DRV2511-Q1 device operates from 4.5 V - 26 V and this supply should be able to handle high surge currents in order to meet the high current draws for haptics effects. Additionally the DRV2511-Q1 should have 22- μ F and 0.1- μ F ceramic capacitors near the PVDD & AVDD pins for additional decoupling from trace routing.

11 Layout

11.1 Layout Guidelines

The EVM layout optimizes for thermal dissipation and EMC performance. The DRV2511-Q1 device has a thermal pad down, and good thermal conduction and dissipation require adequate copper area. Layout also affects EMC performance. It is best practice to use the same/similar layout as shown below in the DRV2511Q1EVM.

11.2 Layout Example




Figure 11. Layout

12 Device and Documentation Support

12.1 Documentation Support

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV2511QDAPRQ1	ACTIVE	HTSSOP	DAP	32	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV2511Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2511QDAPRQ1	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV2511QDAPRQ1	HTSSOP	DAP	32	2000	350.0	350.0	43.0

GENERIC PACKAGE VIEW


DAP 32

PowerPAD™ TSSOP - 1.2 mm max height

8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225303/A



PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

EXAMPLE BOARD LAYOUT


DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS
NOT TO SCALE

4223691/A 05/2017


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.40 X 4.18
0.125	3.04 X 3.74 (SHOWN)
0.15	2.78 X 3.41
0.175	2.57 X 3.16

4223691/A 05/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated