







SN65C1167, SN75C1167, SN65C1168, SN75C1168 SLLS159G - MARCH 1993 - REVISED FEBRUARY 2024

## SNx5C116x Dual Differential Drivers and Receivers

#### 1 Features

- Meet or exceed standards TIA/EIA-422-B and ITU recommendation V.11
- BiCMOS process technology
- Low supply-current requirements: 9mA maximum
- Low pulse skew
- Receiver input impedance: 17kΩ typical
- Receiver input sensitivity: ±200mV
- Receiver common-mode input voltage range of -7V to7 V
- Operate from single 5V power supply
- Glitch-free power-up and power-down protection
- Receiver 3-state outputs active-low enable for SN65C1167 and SN75C1167 only
- Improved replacements for the MC34050 and MC34051

## 2 Applications

- **Motor Drives**
- **Factory Automation**
- **Building Automation**

## 3 Description

The SN65C1167, SN75C1167, SN65C1168, SN75C1168 dual drivers and receivers integrated circuits designed for balanced transmission lines. The devices meet TIA/EIA-422-B and ITU recommendation V.11.


The SN65C1167 and SN75C1167 combine dual 3state differential line drivers and 3-state differential line receivers, both of which operate from a single 5V power supply. The driver and receiver have activehigh and active-low enables, respectively, which can be connected together externally to function as direction control. The SN65C1168 and SN75C1168 drivers have individual active-high enables.


#### Package Information


PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>						
SN65C1167	DB (SSOP)	6.2mm x 5.30mm						
SNOSCTION	NS (SOP)	10.3mm x 5.30mm						
	DB (SSOP)	6.2mm x 5.30mm						
SN75C1167	N (PDIP)	19.3mm x 6.35mm						
	NS (SOP)	10.3mm x 5.30mm						
	N (PDIP)	19.3mm x 6.35mm						
SN65C1168	NS (SOP)	10.3mm x 5.30mm						
	PW (TSSOP)	5mm x 4.40mm						
	DB (SSOP)	6.2mm x 5.30mm						
SN75C1168	N (PDIP)	19.3mm x 6.35mm						
3117301100	NS (SOP)	10.3mm x 5.30mm						
	PW (TSSOP)	5mm x 4.4mm						

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.

SN65C1168, SN75C1168







Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features1	7 Detailed Description1
2 Applications 1	7.1 Functional Block Diagram1
3 Description1	7.2 Device Functional Modes12
4 Pin Configuration and Functions3	8 Device and Documentation Support13
5 Specifications5	8.1 Documentation Support13
5.1 Absolute Maximum Ratings5	8.2 Receiving Notification of Documentation Updates13
5.2 ESD Ratings5	8.3 Support Resources13
5.3 Recommended Operating Conditions5	8.4 Trademarks13
5.4 Thermal Information6	8.5 Electrostatic Discharge Caution13
5.5 Electrical Characteristics, Driver Section <sup>(2)</sup> 6	8.6 Glossary13
5.6 Switching Characteristics7	9 Revision History13
5.7 Electrical Characteristics, Receiver Section	10 Mechanical, Packaging, and Orderable
5.8 Switching Characteristics8	Information13
6 Parameter Measurement Information9	



# **4 Pin Configuration and Functions**




Figure 4-1. SN65C1167: DB or NS Package SN75C1167: DB, N, or NS Package (Top View)

Table 4-1. Pin Functions, SNx5C1167

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1B	1	I	Inverting Input of Channel 1 Differential Receiver
1A	2	I	Non-Inverting Input of Channel 1 Differential Receiver
1R	3	0	Single Ended Receiver Output for Channel 1
RE	4	I	Receiver Active Low Enable Input for Channel 1 and 2
2R	5	0	Single Ended Receiver Output for Channel 2
2A	6	I	Non-Inverting Input of Channel 1 Differential Receiver
2B	7	I	Inverting Input of Channel 2 Differential Receiver
GND	8	G	Device Ground
2D	9	I	Single Ended Driver Input for Channel 2
2Y	10	0	Non-Inverting Output of Channel 2 Differential Driver
2Z	11	0	Inverting Output of Channel 2 Differential Driver
DE	12	I	Driver Active High Enable Input for Channel 1 and 2
1Z	13	0	Inverting Output of Channel 1 Differential Driver
1Y	14	0	Non-Inverting Output of Channel 1 Differential Driver
1D	15	I	Single Ended Driver Input for Channel 1
V <sub>CC</sub>	16	Р	Device VCC, connect 4.5V to 5.5V Source between this Pin and Device Ground

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.






Figure 4-2. SN65C1168: N, NS, or PW Package SN75C1168: DB, N, NS, or PW Package (Top View)

Table 4-2. Pin Functions, SNx5C1168

PIN		- TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE(")	DESCRIPTION
1B	1	I	Inverting Input of Channel 1 Differential Receiver
1A	2	I	Non-Inverting Input of Channel 1 Differential Receiver
1R	3	0	Single Ended Receiver Output for Channel 1
1DE	4	I	Driver Active High Enable Input for Channel 1
2R	5	0	Single Ended Receiver Output for Channel 2
2A	6	I	Non-Inverting Input of Channel 1 Differential Receiver
2B	7	I	Inverting Input of Channel 2 Differential Receiver
GND	8	G	Device Ground
2D	9	I	Single Ended Driver Input for Channel 2
2Y	10	0	Non-Inverting Output of Channel 2 Differential Driver
2Z	11	0	Inverting Output of Channel 2 Differential Driver
2DE	12	I	Driver Active High Enable Input for Channel 2
1Z	13	0	Inverting Output of Channel 1 Differential Driver
1Y	14	0	Non-Inverting Output of Channel 1 Differential Driver
1D	15	I	Single Ended Driver Input for Channel 1
V <sub>CC</sub>	16	Р	Device VCC, connect 4.5V to 5.5V Source between this Pin and Device Ground

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



## **5 Specifications**

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	7	V
\/	Input voltage renge	Driver	-0.5	V <sub>CC</sub> + 0.5	V
VI	Input voltage range	A or B, Receiver	-11	14	V
V <sub>ID</sub>	Differential input voltage range <sup>(3)</sup>	Receiver	-14	14	V
Vo	Output voltage range	Driver	-0.5	7	V
I <sub>IK</sub> or I <sub>OK</sub>	Clamp current range	Driver		±20	mA
	•	Driver		±150	m Λ
I <sub>O</sub>	Output current range	Receiver		±25	mA
Icc	Supply current	·		200	mA
	GND current			-200	mA
TJ	Operating virtual junction temperature	Operating virtual junction temperature			°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	± 8kV	W	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	± 1kV	V

<sup>1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IC</sub>	Common-mode input voltage <sup>(1)</sup>	Receiver			±7	V
V <sub>ID</sub>	Differential input voltage	Receiver			±7	V
V <sub>IH</sub>	High-level input voltage	Except A, B	2			V
V <sub>IL</sub>	Low-level input voltage	Except A, B			0.8	V
	Lligh level output ourrent	Receiver			-6	m 1
I <sub>OH</sub>	High-level output current	Driver			-20	mA
	Low lovel output ourrent	Receiver			6	mA
I <sub>OL</sub>	Low-level output current	Driver			20	ША

Product Folder Links: SN65C1167 SN75C1167 SN65C1168 SN75C1168

<sup>(2)</sup> All voltages values except differential input voltage are with respect to the network GND.

<sup>(3)</sup> Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. .



## 5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
_	Operating free air temperature	SN75C1167, SN75C1168	0		70	°C
T <sub>A</sub>	Operating free-air temperature	SN65C1167, SN65C1168	-40		85	C

(1) Refer to TIA/EIA-422-B for exact conditions.

#### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DB (SSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.6	60.6	88.5	107.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.7	48.1	46.2	38.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.3	40.6	50.7	53.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	11.8	27.5	13.5	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.5	40.3	50.3	53.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 5.5 Electrical Characteristics, Driver Section(2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = −18mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = 2V,	$V_{IL} = 0.8V$ , $I_{OH} = -20mA$	2.4	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2V,	V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 20mA		0.2	0.4	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0mA		2		6	V
V <sub>OD2</sub>	Differential output voltage (2)			2	3.1		V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	D = 1000 S	an Figure 6.4			±0.4	V
V <sub>oc</sub>	Common-mode output voltage	$R_L = 100\Omega$ , Se	ee rigure 6-1			±3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage					±0.4	V
	Output current with power off	V <sub>CC</sub> = 0V	V <sub>O</sub> = 6V			100	
I <sub>O(OFF)</sub>		v <sub>CC</sub> – uv	V <sub>O</sub> = -0.25V			-100	μA
	High-impedance-state output current	V <sub>O</sub> = 2.5				20	μA
l <sub>oz</sub>	riigh-impedance-state output current	V <sub>O</sub> = 5				-20	μΑ
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$ or $V_I$	н			1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = GND or \	<b>′</b> IL			-1	μΑ
Ios	Short-circuit output current <sup>(3)</sup>	$V_O = V_{CC}$ or GND,		-30		-150	mA
	Supply ourrent (total package)(4)	No load,	V <sub>I</sub> = V <sub>CC</sub> or GND		4	6	mA
Icc	Supply current (total package) <sup>(4)</sup>	Enabled	V <sub>I</sub> = 2.4 or 0.5V		5	9	IIIA
Ci	Input capacitance				6		pF

- (1) All typical values are at  $V_{CC} = 5V$ , and  $T_A = 25$ °C.
- (2) Refer to TIA/EIA-422-B for exact conditions.
- (3) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- (4) This parameter is measured per input, while the other inputs are at V<sub>CC</sub> or GND.



## 5.6 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	R1 = R2 = $50\Omega$ , C1 = C2 = C3 = $40pF$ ,	R3 = 500Ω, S1 is open,		7	12	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 6-2			7	12	ns
t <sub>sk(p)</sub>	Pulse skew				0.5	4	ns
t <sub>r</sub>	Rise time	R1 = R2 = 50Ω,	R3 = 500Ω,		5	10	ns
t <sub>f</sub>	Fall time	C1 = C2 = C3 = 40pF, SeeFigure 6-3	S1 is open,		5	10	ns
t <sub>PZH</sub>	Output enable time to high level	R1 = R2 = 50Ω,	R3 = $500Ω$ ,		10	19	ns
t <sub>PZL</sub>	Output enable time to low level	C1 = C2 = C3 = 40pF, See Figure 6-4	S1 is closed,		10	19	ns
t <sub>PHZ</sub>	Output disable time from low level	R1 = R2 = 50Ω,	R3 = $500Ω$ ,		7	16	ns
t <sub>PLZ</sub>	Output disable time from high level	C1 = C2 = C3 = 40pF, See Figure 6-4	S1 is closed,		7	16	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5V, and  $T_A$  = 25°C.

#### 5.7 Electrical Characteristics, Receiver Section

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST C	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold volta input	age, differential					0.2	V
V <sub>IT</sub> _	Negative-going input threshold voltage input	age, differential			-0.2 <sup>(2)</sup>			V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )					60		mV
V <sub>IK</sub>	Input clamp voltage, RE	SN75C1167	I <sub>I</sub> = −18 mA			-	-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -6 mA	3.8	4.2		V
V <sub>OL</sub>	Low-level output voltage		V <sub>ID</sub> = −200 mV,	I <sub>OL</sub> = 6 mA		0.1	0.3	V
I <sub>OZ</sub>	High-impedance-state output current	SN75C1167	V <sub>O</sub> = VCC or GND			±0.5	±5	μΑ
	Line in make a summand		Oth an immed at 0.14	V <sub>I</sub> = 10 V			1.5	^
l <sub>1</sub>	Line input current		Other input at 0 V	V <sub>I</sub> = −10 V			-2.5	mA
I	Enable input current, RE	SN75C1167	V <sub>I</sub> = V <sub>CC</sub> or GND				±1	μA
r <sub>i</sub>	Input resistance		$V_{IC} = -7 \text{ V to } 7 \text{ V},$	Other input at 0 V	4	17		kΩ
			No lood Enabled	V <sub>I</sub> = V <sub>CC</sub> or GND		4	6	^
Icc	Supply current (total package)		No load, Enabled	V <sub>IH</sub> = 2.4 V or 0.5 V <sup>(3)</sup>		5	9	mA

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5V and  $T_A$  = 25°C.

<sup>(2)</sup> The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>(3)</sup> Refer to TIA/EIA-422-B for exact conditions.



## **5.8 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted) (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 6-5	9	17	27	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 0-5	9	17	27	ns
t <sub>TLH</sub>	Transition time, low- to high-level output	V <sub>IC</sub> = 0V, See Figure 6-5		4	9	ns
t <sub>THL</sub>	Transition time, high- to low-level output	V <sub>IC</sub> – UV, See Figure 0-5		4	9	ns
t <sub>PZH</sub>	Output enable time to high level			13	22	ns
t <sub>PZL</sub>	Output enable time to low level	D = 11/M See Figure 6.6		13	22	ns
t <sub>PHZ</sub>	Output disable time from high level	R <sub>L</sub> = 1kW, See Figure 6-6		13	22	ns
t <sub>PLZ</sub>	Output disable time from low level			13	22	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5V and  $T_A$  = 25°C. (2) Measured per input while the other inputs are at  $V_{CC}$  or GND



#### **6 Parameter Measurement Information**






Figure 6-1. Driver Test Circuit, V<sub>OD</sub> and V<sub>OC</sub>



- A. C1, C2, and C3 include probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r = t_f \le 6$ ns.


Figure 6-2. Driver Test Circuit and Voltage Waveforms



- A. C1, C2, and C3 include probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r = t_f \le 6$ ns.


Figure 6-3. Driver Test Circuit and Voltage Waveforms






- A. C1, C2, and C3 include probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r = t_f \le 6$ ns.

Figure 6-4. Driver Test Circuit and Voltage Waveforms



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r = t_f \le 6$ ns.

Figure 6-5. Receiver Test Circuit and Voltage Waveforms



- C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r = t_f \le 6$ ns.

Figure 6-6. Receiver Test Circuit and Voltage Waveforms



# 7 Detailed Description

## 7.1 Functional Block Diagram




Figure 7-1. Schematic of Inputs




Figure 7-2. Schematic of Outputs



#### 7.2 Device Functional Modes

#### 7.2.1 Functions Table

Table 7-1. Each Driver(1)

INPUT	ENABLE	OUTPUTS						
D	DE	Υ	Z					
Н	Н	Н	L					
L	Н	L	Н					
X	L	Z	Z					

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Table 7-2. Each Receiver(1)

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
-0.2V < V <sub>ID</sub> < 0.2V	L	?
V <sub>ID</sub> ≤ −0.2V	L	L
X	Н	Z
Open	L	Н

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off



## 8 Device and Documentation Support

#### 8.1 Documentation Support

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## 

Section

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Apr-2024 www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65C1167NSR	LIFEBUY	so	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1167	
SN65C1167NSRG4	LIFEBUY	so	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1167	
SN65C1168N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN65C1168N	Samples
SN65C1168NSR	LIFEBUY	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1168	
SN65C1168PW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB1168	
SN65C1168PWG4	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB1168	
SN65C1168PWR	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB1168	
SN75C1167DB	LIFEBUY	SSOP	DB	16	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		CA1167	
SN75C1167DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1167	Samples
SN75C1167N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75C1167N	Samples
SN75C1167NSR	LIFEBUY	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1167	
SN75C1167NSRG4	LIFEBUY	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1167	
SN75C1168DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Samples
SN75C1168N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75C1168N	Samples
SN75C1168NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75C1168N	Samples
SN75C1168NS	ACTIVE	SO	NS	16	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168	Samples
SN75C1168NSR	LIFEBUY	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168	
SN75C1168NSRG4	LIFEBUY	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168	
SN75C1168PW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	
SN75C1168PWR	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	
SN75C1168PWRG4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



## PACKAGE OPTION ADDENDUM

www.ti.com 9-Apr-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 8-Apr-2024

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C1167NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C1168NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C1168PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN75C1167DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75C1167NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75C1168DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75C1168NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75C1168PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 8-Apr-2024




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C1167NSR	SO	NS	16	2000	356.0	356.0	35.0
SN65C1168NSR	SO	NS	16	2000	356.0	356.0	35.0
SN65C1168PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN75C1167DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN75C1167NSR	SO	NS	16	2000	356.0	356.0	35.0
SN75C1168DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN75C1168NSR	SO	NS	16	2000	367.0	367.0	38.0
SN75C1168PWR	TSSOP	PW	16	2000	356.0	356.0	35.0



www.ti.com 8-Apr-2024

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65C1168N	N	PDIP	16	25	506	13.97	11230	4.32
SN65C1168PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65C1168PWG4	PW	TSSOP	16	90	530	10.2	3600	3.5
SN75C1167DB	DB	SSOP	16	80	530	10.5	4000	4.1
SN75C1167N	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168N	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168NS	NS	SOP	16	50	530	10.5	4000	4.1
SN75C1168PW	PW	TSSOP	16	90	530	10.2	3600	3.5

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOF




#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated