


www.ti.com SCES814 – SEPTEMBER 2010

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

Check for Samples: SN74LV125A-Q1

FEATURES

- Qualified for Automotive Applications
- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation



DESCRIPTION

The SN74LV125A-Q1 quadruple bus buffer gate is designed for 2-V to 5.5-V V_{CC} operation.

This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	QFN – RGY	Reel of 3000	SN74LV125AQRGYRQ1	LV125Q	

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SCES814 – SEPTEMBER 2010 www.ti.com

FUNCTION TABLE (EACH BUFFER)

INP	OUTPUT	
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	· · · · · · · · · · · · · · · · · · ·		MIN	MAX	UNIT
V_{CC}	Supply voltage range	-0.5	7	V	
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impeda	-0.5	7	V	
Vo	Output voltage range ⁽²⁾ (3)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA
	Continuous current through V _{CC} or GND				mA
θ_{JA}	Package thermal impedance ⁽⁴⁾		47	°C/W	
T _{stg}	Storage temperature range				°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-5.

Submit Documentation Feedback



www.ti.com SCES814 – SEPTEMBER 2010

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
		V _{CC} = 2 V	1.5		
\ /	High level inner college	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} x 0.7		V
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} x 0.7		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} x 0.7		
		V _{CC} = 2 V		0.5	
V	Lauran in mark walka na	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		V _{CC} x 0.3	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} x 0.3	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_{I}	Input voltage		0	5.5	V
V	Output voltage	High or low state	0	V_{CC}	V
v _O		3-state	0	5.5	V
	High-level output current	V _{CC} = 2 V		-50	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	mA
I _{OH}		High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-8
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16	
		$V_{CC} = 2 V$		50	
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	A
l _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS V _{CC} MIN				MAX	UNIT	
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	V _{CC} -0.1				
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V	
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			V	
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8				
	$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1		
\/	I _{OH} = 2 mA	2.3 V			0.4	V	
V _{OL}	$I_{OH} = 8 \text{ mA}$	3 V			0.44	V	
	I _{OL} = 16 mA	4.5 V			0.55		
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1	μΑ	
l _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ	
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ	
I _{off}	V_I or $V_O = 0$ to 5.5 V	0			5	μΑ	
	V V or CND	3.3 V		1.6		~F	
C _i	$V_I = V_{CC}$ or GND	5 V		1.6		pF	

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

SCES814 – SEPTEMBER 2010 www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	AMETER		RAMETER FROM TO LOAD (INPUT) CAPACITANCE		_	T _A =25°C	T _{A=} -40°C to 125°C	UNIT
	(INPUT)	(001701)	CAFACITANCE	MIN TYP MAX	MIN MAX			
t _{pd}	Α	Υ		8.7 16.5	1 18.5	ns		
t _{en}	ŌĒ	Υ	C	8.8 16.5	1 18.5	ns		
t _{dis}	ŌĒ	Y	$C_L = 50 \text{ pF}$	7.3 18.2	1 20.5	ns		
t _{sk(o)}				2		ns		

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTBUT)	LOAD CAPACITANCE	T _A = 25°C		T _{A=} -40°C to 1	25°C	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN TYP MA	AX	MIN	MAX	
t _{pd}	Α	Υ		6.1 1 ²	1.5	1	13	ns
t _{en}	ŌĒ	Υ	C	6.2 1	1.5	1	13	ns
t _{dis}	ŌĒ	Υ	$C_L = 50 \text{ pF}$	5.5 13	3.2	1	15	ns
t _{sk(o)}					1.5			ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	RAMETER FROM TO LOAD CAPACITANCE		_	T _A =25°C		T _{A=} -40°C to 1	25°C	UNIT
		MIN TYP M	AX	MIN	MAX			
t _{pd}	Α	Υ		4.3	7.5		10	ns
t _{en}	OE	Υ	C 50 pF	4.4	7.1		10	ns
t _{dis}	OE	Υ	$C_L = 50 \text{ pF}$	4	8.8		11	ns
t _{sk(o)}					1			ns



www.ti.com SCES814 – SEPTEMBER 2010

NOISE CHARACTERISTICS(1)

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C

		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.4	0.8	٧
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}		3		V
$V_{\text{IH}(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

⁽¹⁾ Characteristics are for surface-mount packages only.

OPERATING CHARACTERISTICS


 $T_A = 25$ °C

PARAMETER				NDITIONS	V _{CC}	TYP	UNIT
0	Dower discinction conscitones	Outpute enabled	$C_{L} = 50$	f = 10	3.3 V	15.5	~F
Cpd	Power dissipation capacitance	Outputs enabled	pF,	MHz	5 V	17.6	pF

SCES814 – SEPTEMBER 2010 www.ti.com



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristicsPRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms

Submit Documentation Feedback



www.ti.com 4-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LV125AQRGYRQ1	Active	Production	VQFN (RGY) 14	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	LV125Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV125A-Q1:

Catalog: SN74LV125A

NOTE: Qualified Version Definitions:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.





www.ti.com 4-May-2025

• Catalog - TI's standard catalog product



www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV125AQRGYRQ1	VQFN	RGY	14	2000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Ì	Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN74LV125AQRGYRQ1	VQFN	RGY	14	2000	356.0	356.0	35.0	

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated