

# NTE4569B Integrated Circuit CMOS, Programmable Divide-By-"N" Dual 4-Bit BCD/Binary Counter

### **Description:**

The NTE4569B is a programmable divide-by-N dual 4-bit binary or BCD down counter in a 16-Lead DIP type package constructed with MOS P-channel and N-channel enhancement mode devices (complementary MOS) in a monolithic structure.

This device has been designed for use with a 4569B phase comparator/counter in frequency synthesizers, phase–locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

#### Features:

- 9.5Mhz Typical Counting Rate at 10V for Any Division Ratio Greater Than 1
- Speed-Up Circuitry for Zero Detection and Preset Enable
- Each 4-Bit Counter Can Divide Independently in BCD or Binary Mode
- Quiescent Current = 5.0nA/Package (Typ) at 5Vdc

Absolute maximum Hatings: (Voltages Referenced to V <sub>SS</sub> , Note 1)	
DC Supply Voltage, V <sub>DD</sub>	to +18.0V
Input Voltage (All Inputs), V <sub>in</sub> –0.5 to V	$I_{\rm DD} + 0.5 V$
DC Current Drain (Per Pin), I	10mA
Operating Temperature Range, T <sub>A</sub> –55	to +125°C
Storage Temperature Range, T <sub>stq</sub> –65	to +150°C

Note 1. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

#### **Electrical Characteristics:** (Note 2)

			V	−55°C +25°C			+125°C				
Parameter		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0"	Level	$V_{OL}$	5.0	_	0.05	_	0	0.05	_	0.05	Vdc
$V_{in} = V_{DD}$ or 0			10	-	0.05	_	0	0.05	_	0.05	Vdc
			15	-	0.05	_	0	0.05	_	0.05	Vdc
"1"	Level	V <sub>OH</sub>	5.0	4.95	-	4.95	5.0	_	4.95	-	Vdc
$V_{in} = 0$ or $V_{DD}$			10	9.95	_	9.95	10	_	9.95	_	Vdc
			15	14.95	_	14.95	15	_	14.95	_	Vdc
Input Voltage (Note 4) "0" (V <sub>O</sub> = 4.5 or 0.5Vdc)	Level	V <sub>IL</sub>	5.0	-	1.5	_	2.25	1.5	_	1.5	Vdc
$(V_O = 9.0 \text{ or } 1.0 \text{Vdc})$			10	-	3.0	_	4.50	3.0	_	3.0	Vdc
(V <sub>O</sub> = 13.5 or 1.5Vdc)			15	-	4.0	_	6.75	4.0	_	4.0	Vdc
"1" (V <sub>O</sub> = 0.5 or 4.5Vdc)	Level	V <sub>IH</sub>	5.0	3.5	-	3.5	2.75	_	3.5	-	Vdc
$(V_0 = 1.0 \text{ or } 9.0 \text{Vdc})$			10	7.0	-	7.0	5.50	_	7.0	-	Vdc
(V <sub>O</sub> = 1.5 or 13.5Vdc)			15	11.0	-	11.0	8.25	_	11.0	-	Vdc
Output Drive Current S (V <sub>OH</sub> = 2.5Vdc)	ource	I <sub>OH</sub>	5.0	-3.0	ı	-2.4	-4.2	_	-1.7	ı	mAdc
(V <sub>OH</sub> = 4.6Vdc)			5.0	-0.64	_	-0.51	-0.88	_	-0.36	_	mAdc
(V <sub>OH</sub> = 9.5Vdc)			10	-1.6	_	-1.3	-2.25	_	-0.9	_	mAdc
(V <sub>OH</sub> = 13.5Vdc)			15	-4.2	1	-3.4	-0.88	-	-2.4	ı	mAdc
$(V_{OL} = 0.4Vdc)$	Sink	$I_{OL}$	5.0	0.64	1	0.51	0.88	-	0.36	ı	mAdc
$(V_{OL} = 0.5Vdc)$			10	1.6	1	1.3	2.25	-	0.9	1	mAdc
(V <sub>OL</sub> = 1.5Vdc)			15	4.2	ı	3.4	8.8	_	2.4	ı	mAdc
Input Current		l <sub>in</sub>	15	1	±0.1	-	±0.00001	±0.1	-	±0.1	μAdc
Input Capacitance (V <sub>IN</sub> = 0)		C <sub>in</sub>	-	1	-	_	5.0	7.5	_	-	pF
Quiescent Current		$I_{DD}$	5.0	-	50	_	0.005	50	_	150	μAdc
(Per Package)			10	-	100	_	0.010	100	_	300	μAdc
			15	_	200	_	0.015	200	_	600	μAdc
Total Supply Current	. ]	Ι <sub>Τ</sub>	5.0			$I_T = (0)$	.58μA/kHz)	f + I <sub>DD</sub>			μAdc
(Dynamic plus Quiescent Per Package, C <sub>L</sub> = 50pF All Outputs, All Buffers	on		10			• `	.20μA/kHz)				μAdc
Switching Note 3, Note 5	<b>(</b> )		15			$I_T = (1$	.95μA/kHz)	f + I <sub>DD</sub>			μAdc

- Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.
- Note 3. The formulas given are for the typical characteristics only at +25°C.
- Note 4. Noise immunity specified for worst–case input combination. Noise margin for both "1" and "0" = 1.0Vdc min @  $V_{DD}$  = 5Vdc 2.0Vdc min @  $V_{DD}$  = 10Vdc 2.5Vdc min @  $V_{DD}$  = 15Vdc

Note 5. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50pF) + 1 \times 10^{-3} (C_L - 50) V_{DD}f$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V_{DD}$  in volts and f in kHz is input frequency.

## **Switching Characteristics:** ( $C_L = 50pF$ , $T_A = +25$ °C, Note 2)

Parameter	Symbol	V <sub>DD</sub> Vdc	Min	Тур	Max	Unit
Output Rise Time	t <sub>TLH,</sub>	5.0	_	100	200	ns
		10	_	50	100	ns
		15	_	40	80	ns
Output Fall Time	t <sub>THL</sub>	5.0	_	100	200	ns
		10	_	50	100	ns
		15	_	40	80	ns
Turn-On Delay Time PE <sub>out</sub>	t <sub>PLH</sub>	5.0	_	420	700	ns
		10	_	175	300	ns
		15	_	125	250	ns
Q Output		5.0	_	675	1200	ns
		10	_	285	500	ns
		15	_	200	400	ns
Turn-Off Delay Time PE <sub>out</sub>	t <sub>PHL</sub>	5.0	_	380	600	ns
		10	_	150	300	ns
		15	_	100	200	ns
Q Output		5.0	_	530	1000	ns
		10	_	225	400	ns
		15	_	155	300	ns
Circuit Pulse Width	t <sub>WH</sub>	5.0	300	100	_	ns
		10	150	45	_	ns
		15	115	30	_	ns
Clock Pulse Frequency (Note 4)	f <sub>cl</sub>	5.0	_	3.5	2.1	MHz
		10	_	9.5	5.7	MHz
		15	_	13.0	7.8	MHz
Clock Pulse Rise and Fall Time	t <sub>TLH</sub> ,	5.0	No Limit		it	μs
	t <sub>THL</sub>	10				μs
		15				μs

- Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.
- Note 3. The formulas given are for the typical characteristics only at +25°C.
- Note 4. This implies that zero detection and preset enable is done while the clock is running at the specified frequency.

#### **Operating Characteristics:**

The NTE4569B includes a high speed Johnson counter followed by a BCD/binary 4–bit synchronous counter. The use of an encoder allows the Johnson counter to be programmed (i.e. preset) in BCD or binary code through inputs  $D_{PA2}$ ,  $D_{PA3}$ , and  $D_{PA4}$ .

The BCD/binary counter can be programmed through inputs  $D_{PA1}$ ,  $D_{PA2}$ ,  $D_{PA3}$ , and  $D_{PA4}$ . For each counter a divide ratio of 10 (BCD count) or 16 (binary count) can be chosen independently by inputs  $CTL_A$  and  $CTL_B$  respectively. When one of those inputs is set to high, the divide ratio of the corresponding counter is 10 (BCD); when it i set low, the division ratio is 16 (binary).

A Cascade Feedback input (Pin7), a Q output (Pin15) and a Preset Enable output (Pin1) made it possible to cascade a 4568B, NTE4522B and NTE4526B with this device. CF, Q an  $PE_{out}$  of NTE4569B must be respectively connected to "0", C and PE of the following counter.

#### **Operating Characteristics (Cont'd):**

When NTE4569B is used alone, CF must be connected to  $V_{DD}$ . One pulse will appear on output PE<sub>out</sub> every N clock periods (N being the value programmed on the  $D_P$  inputs). Both counters included in NTE4569B and eventually all the counters which are cascaded, should normally be preset at the programmed values during the clock period where they all reach the count zero. For best speed performance, preset is started as soon as count 1 is detected. As a consequence, it is not possible to program a frequency division ratio of one. However, it is possible to program a division ratio of 11 (i.e.  $D_{PA1} \dots D_{PA4} = 1,0,0,0$  and  $D_{PB1} \dots D_{PB4} = 1,0,0,0$ ), or a division ratio of 101 if another counter is cascaded with the NTE4569B.

This high speed configuration makes it possible to guarantee a maximum clock pulse frequency of 5.7Mhz for a 10V  $V_{DD}$  supply for any division ratio greater than one. Due to the presence of the early zero detection, the circuit must be used in the two least significant digit positions.

Because all the circuitry i static, there is no minimum frequency specification for the Clock Input, C (Pin9).

