

MOTIX™ TLE9879-2QXA40

**Arm® Cortex®-M3 microcontroller with LIN and BLDC MOSFET driver for automotive applications
BF, UH, and UI step**



Features

- 32-bit Arm®* Cortex®-M3 core
- 128 KB flash
- 6 KB RAM
- On-chip OSC and PLL for clock generation
- MOSFET driver including charge pump for B6 bridge motor application
- 1 LIN 2.2 transceiver
- Two differential 14-bit sigma-delta ADCs
- High-speed operational amplifier for motor current sensing via shunt
- Single power supply from 5.5 V to 28 V
- Temperature range $T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$



* Arm and Cortex are registered trademarks of Arm Limited, UK

Potential applications




Figure 1 TLE9879-2QXA40 simplified application diagram

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

Description

Type	Orderable part number (OPN)	Design step	Package	Marking
TLE9879-2QXA40	TLE98792QXA40XUMA1	BF	VQFN-48-31	
TLE9879-2QXA40	TLE98792QXA40XUMA2	UH	VQFN-48-79	
TLE9879-2QXA40	TLE98792QXA40XUMA3	UI	VQFN-48-79	

Table of contents

1	Overview	7
1.1	Abbreviations	9
2	Block diagram	11
3	Device pinout and pin configuration	12
3.1	Device pinout	12
3.2	Pin configuration	13
4	Modes of operation	16
5	Power management unit (PMU)	19
5.1	Features	19
5.2	Introduction	19
5.2.1	Block diagram	20
5.2.2	PMU modes overview	22
5.3	Power supply generation unit (PGU)	23
5.3.1	Voltage regulator 5.0 V (VDDP)	23
5.3.2	Voltage regulator 1.5 V (VDDC)	24
5.3.3	External voltage regulator 5.0 V (VDDEXT)	25
6	System control unit – digital modules (SCU-DM)	26
6.1	Features	26
6.2	Introduction	26
6.2.1	Block diagram	27
6.3	Clock generation unit	29
6.3.1	Low-precision clock	29
7	System control unit – power modules (SCU-PM)	30
7.1	Features	30
7.2	Introduction	30
7.2.1	Block diagram	30
8	Arm® Cortex®-M3 core	32
8.1	Features	32
8.2	Introduction	33
8.2.1	Block diagram	33
9	DMA controller	34
9.1	Features	34
9.2	Introduction	35
9.2.1	Block diagram	35
9.3	Functional description	36
9.3.1	DMA mode overview	36
10	Address space organization	37
11	Memory control unit	38
11.1	Features	38
11.2	Introduction	38
11.2.1	Block diagram	38
11.3	NVM module (flash memory)	40

12	Interrupt system	41
12.1	Features	41
12.2	Introduction	41
12.2.1	Overview	41
13	Watchdog timer (WDT1)	43
13.1	Features	43
13.2	Introduction	44
14	GPIO ports and peripheral I/O	45
14.1	Features	45
14.2	Introduction	45
14.2.1	Port 0 and port 1	45
14.2.2	Port 2	47
14.3	TLE9879-2QXA40 port module	48
14.3.1	Port 0	48
14.3.1.1	Port 0 functions	48
14.3.2	Port 1	50
14.3.2.1	Port 1 functions	50
14.3.3	Port 2	52
14.3.3.1	Port 2 functions	52
15	General-purpose timer units (GPT12)	54
15.1	Features	54
15.1.1	Features of block GPT1	54
15.1.2	Features of block GPT2	54
15.2	Introduction	55
15.2.1	Block diagram of GPT1	56
15.2.2	Block diagram of GPT2	57
16	Timer2 and Timer21	58
16.1	Features	58
16.2	Introduction	58
16.2.1	Timer2 and Timer21 mode overview	58
17	Timer3	60
17.1	Features	60
17.2	Introduction	60
17.3	Functional description	60
17.3.1	Timer3 modes overview	60
18	Capture/compare unit 6 (CCU6)	62
18.1	Feature set overview	62
18.2	Introduction	63
18.2.1	Block diagram	64
19	UART1/UART2	65
19.1	Features	65
19.2	Introduction	65
19.2.1	Block diagram	65
19.3	UART modes	66
20	LIN transceiver	67

20.1	Features	67
20.2	Introduction	68
20.2.1	Block diagram	68
21	High-speed synchronous serial interface (SSC1/SSC2)	69
21.1	Features	69
21.2	Introduction	70
21.2.1	Block diagram	70
22	Measurement unit	71
22.1	Features	71
22.2	Introduction	71
22.2.1	Block diagram	73
22.2.1.1	BEMF comparator block diagram	74
23	Measurement core module (incl. ADC2)	75
23.1	Features	75
23.2	Introduction	75
23.2.1	Block diagram	75
23.2.2	Measurement core module mode overview	76
24	10-bit analog-to-digital converter (ADC1)	77
24.1	Features	77
24.2	Introduction	77
24.2.1	Block diagram	78
25	14-Bit Sigma Delta ADC (ADC3 / ADC4)	79
25.1	Features	79
25.2	Functional description	79
25.2.1	Input voltage range of SDADC	80
26	High-voltage monitor input	81
26.1	Features	81
26.2	Introduction	81
26.2.1	Block diagram	81
27	Bridge driver (incl. charge pump)	82
27.1	Features	82
27.2	Introduction	82
27.2.1	Block diagram	83
27.2.2	General	83
28	Current sense amplifier	84
28.1	Features	84
28.2	Introduction	84
28.2.1	Block diagram	85
29	Application information	86
29.1	BLDC driver	86
29.2	ESD immunity according to IEC61000-4-2	88
30	Electrical characteristics	89
30.1	General characteristics	89
30.1.1	Absolute maximum ratings	89

30.1.2	Functional range	92
30.1.3	Current consumption	93
30.1.4	Thermal resistance	95
30.1.5	Timing characteristics	95
30.2	Power management unit (PMU)	96
30.2.1	PMU I/O supply (VDDP) parameters	96
30.2.2	PMU core supply (VDDC) parameters	98
30.2.3	VDDEXT voltage regulator (5.0 V) parameters	99
30.2.4	VPRE voltage regulator (PMU subblock) parameters	100
30.2.4.1	Load-sharing scenario for the VPRE regulator	100
30.2.5	Power-down voltage regulator (PMU subblock) parameters	101
30.3	System clocks	102
30.3.1	Parameters of oscillators and PLLs	102
30.4	Flash memory	104
30.4.1	Flash parameters	104
30.5	Parallel ports (GPIO)	105
30.5.1	Description of the keep and force currents	105
30.5.2	DC parameters of port 0, port 1, TMS, and reset	106
30.5.3	DC parameters of port 2	108
30.6	LIN transceiver	109
30.6.1	Electrical characteristics	109
30.7	High-speed synchronous serial interface	113
30.7.1	SSC timing parameters	113
30.8	Measurement unit	114
30.8.1	System voltage measurement parameters	114
30.8.2	Central temperature sensor parameters	117
30.8.3	ADC2 VBG	118
30.8.3.1	ADC2 reference voltage VBG	118
30.8.3.2	ADC2 specifications	118
30.9	ADC1 reference voltage - VAREF	119
30.9.1	Electrical characteristics of VAREF	119
30.9.2	Electrical characteristics of the ADC1 (10-bit)	120
30.10	14-Bit sigma delta ADC (ADC3 / ADC4)	122
30.10.1	Analog/Digital converter parameters	122
30.11	High-voltage monitoring input	124
30.11.1	Electrical characteristics	124
30.12	MOSFET driver	125
30.12.1	Electrical characteristics	125
30.13	Operational amplifier	130
30.13.1	Electrical characteristics	130
31	Package information	132
32	Revision history	134

Overview

1 Overview

Summary of Features

- 32-bit Arm® Cortex®-M3 core
 - Up to 40 MHz clock frequency
 - One clock per machine cycle architecture
- On-chip memory
 - 128 KB flash including
 - 4 KB EEPROM (emulated in flash)
 - 512 byte 100-time programmable memory (100TP)
 - 6 KB RAM
 - Boot ROM for startup firmware and flash routines
- On-chip OSC and PLL for clock generation
 - PLL loss-of-lock detection
- MOSFET driver including charge pump
- 10 general-purpose I/O Ports (GPIO)
- 5 analog inputs, 10-bit A/D Converter (ADC1)
- 2 differential Sigma Delta 14-bit ADC (ADC3/4)
- 16-bit timers - GPT12, Timer2, Timer21, and Timer3
- Capture/compare unit for PWM signal generation (CCU6)
- 2 full-duplex serial interfaces (UART) with LIN support (for UART1 only)
- 2 synchronous serial channels (SSC)
- On-chip debug support via 2-wire SWD
- 1 LIN 2.2 transceiver
- 1 high-voltage monitoring input
- Single power supply from 5.5 V to 27 V
- Extended power supply voltage range from 3 V to 28 V
- Low-dropout voltage regulators (LDO)
- High-speed operational amplifier for motor current sensing via shunt
- 5 V voltage supply for external loads (e.g., Hall sensor)
- Core logic supply at 1.5 V
- Programmable window watchdog (WDT1) with independent on-chip clock source
- Power-saving modes
 - MCU slow-down mode
 - Sleep mode
 - Stop mode
 - Cyclic wake-up sleep mode
- Power-on and undervoltage/brownout reset generator
- Overtemperature protection
- Short-circuit protection
- Loss of clock detection with fail-safe mode entry for low system power consumption

Overview

- Temperature range $T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
- Package VQFN-48 with LTI feature
- Green package (RoHS compliant)
- AEC-qualified

Overview

1.1 Abbreviations

The following acronyms and terms are used within this document. List see in [Table 1](#).

Table 1 **Acronyms**

Acronyms	Name
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
CCU6	Capture compare unit 6
CGU	Clock generation unit
CMU	Cyclic management unit
CP	Charge pump for MOSFET driver
CSA	Current-sense amplifier
DPP	Data post-processing
ECC	Error correction code
EEPROM	Electrically erasable programmable read only memory
EIM	Exceptional interrupt measurement
FSM	Finite state machine
GPIO	General-purpose input/output
H-Bridge	Half-bridge
ICU	Interrupt control unit
IEN	Interrupt enable
IIR	Infinite impulse response
LDM	Load instruction
LDO	Low-dropout voltage regulator
LIN	Local interconnect network
LSB	Least significant bit
LTI	Lead tip inspection
MCU	Microcontroller unit
MF	Measurement functions
MPU	Memory protection unit
MRST	Master receive, slave transmit
MSB	Most significant bit
MTSR	Master transmit, slave receive
MU	Measurement unit
NMI	Non-maskable interrupt
NVIC	Nested vector interrupt controller
NVM	Non-volatile memory
OPN	Orderable part number
OSC	Oscillator
OTP	One-time programmable

Overview

Table 1 **Acronyms** (cont'd)

Acronyms	Name
PBA	Peripheral bridge
PCU	Power control unit
PD	Pull-down
PGU	Power supply generation unit
PLL	Phase-locked loop
PPB	Private Peripheral Bus
PU	Pull-up
PWM	Pulse-width modulation
RAM	Random-access memory
RCU	Reset control unit
rfu	Reserved for future use
RMU	Reset management unit
ROM	Read-only memory
SCU-DM	System control unit – digital modules
SCU-PM	System control unit – power modules
SFR	Special function register
SOW	Short open window (for WDT)
SPI	Serial Peripheral Interface
SSC	Synchronous serial channel
STM	Store instruction
SWD	Arm® Serial Wire Debug
TCCR	Temperature compensation control register
TMS	Test mode select
TSD	Thermal shut-down
UART	Universal asynchronous receiver-transmitter
VBG	Voltage reference bandgap
VCO	Voltage-controlled oscillator
VPRE	Preregulator
WDT	Watchdog timer in SCU-DM
WDT1	Watchdog timer in SCU-PM
WMU	Wake-up management unit
100TP	100-time programmable

Block diagram

2 Block diagram




Figure 2 Block diagram

3 Device pinout and pin configuration

3.1 Device pinout




Figure 3 Device pinout

Device pinout and pin configuration

3.2 Pin configuration

After a reset, all pins are configured as input (except supply and LIN pins) with one of the following settings:

- Pull-up device enabled only (PU)
- Pull-down device enabled only (PD)
- Input with both pull-up and pull-down devices disabled (I)
- Output with output stage deactivated = high-impedance state (Hi-Z)

The functions and default states of the TLE9879-2QXA40 external pins are provided in the following table.

Type: indicates the pin type.

- I/O: Input or output
- I: Input only
- O: Output only
- P: Power supply

Not all alternate functions are listed.

Table 2 Pin definitions and functions

Symbol	Pin number	Type	Reset state ¹⁾	Function	
P0				Port 0 Port 0 is a 5-bit bidirectional general-purpose I/O port. Alternate functions can be assigned and are listed in the port description. The main functions are listed below.	
P0.0	21	I/O	I/PU	SWD	Serial wire debug clock
P0.1	23	I/O	I/PU	GPIO	General-purpose I/O Alternate function mapping see Table 7 .
P0.2	25	I/O	I/PD	GPIO	General-purpose I/O Alternate function mapping see Table 7 . <i>Note: For a functional SWD connection, this GPIO must be tied to zero.</i>
P0.3	24	I/O	I/PU	GPIO	General-purpose I/O Alternate function mapping see Table 7 .
P0.4	18	I/O	I/PD	GPIO	General-purpose I/O Alternate function mapping see Table 7 .
P1				Port 1 Port 1 is a 5-bit bidirectional general-purpose I/O port. Alternate functions can be assigned and are listed in the port description. The main functions are listed below.	
P1.0	15	I/O	I	GPIO	General-purpose I/O Alternate function mapping see Table 7 .
P1.1	16	I/O	I	GPIO	General-purpose I/O Alternate function mapping see Table 8 .
P1.2	17	I/O	I	GPIO	General-purpose I/O Alternate function mapping see Table 8 .

Device pinout and pin configuration

Table 2 Pin definitions and functions (cont'd)

Symbol	Pin number	Type	Reset state ¹⁾	Function
P1.3	26	I/O	I	GPIO General-purpose I/O, used for inrush transistor Alternate function mapping see Table 8 .
P1.4	27	I/O	I	GPIO General-purpose I/O Alternate function mapping see Table 8 .
P2				Port 2 Port 2 is a 5-bit general-purpose input-only port. Alternate functions can be assigned and are listed in the port description. The main functions are listed below.
P2.0/ADC3.P	29	I/I	I	AN0 ADC analog input 0 (Sensor), ADC3+ Alternate function mapping see Table 9 .
P2.2/ADC3.N	30	I/O	I	AN2 ADC analog input 2 (sensor), ADC3- Alternate function mapping see Table 9 .
P2.3	35	I	I	AN3 ADC analog input 3 (sensor), Alternate function mapping see Table 9 .
P2.4/ADC4.P	32	I	I	AN4 ADC analog input 4 (sensor), ADC4+ Alternate function mapping see Table 9 .
P2.5/ADC4.N	31	I	I	AN5 ADC analog input 5 (Sensor), ADC4- Alternate function mapping see Table 9 .
Power supply				
VS	45	P	–	Battery supply input
VDDP	40	P	–	²⁾ I/O port supply (5.0 V). Connect external buffer capacitor.
VDDC	38	P	–	³⁾ Core supply (1.5 V in Active mode). Do not connect external loads, but connect an external buffer capacitor.
VDDEXT	41	P	–	External voltage supply output (5.0 V, 20 mA)
GND	19	P	–	GND digital
GND	28	P	–	GND digital
GND	39	P	–	GND analog
Monitor input				
MON	14	I	–	High voltage monitor input
LIN interface				
LIN	43	I/O	–	LIN bus interface input/output
GND_LIN	42	P	–	LIN ground
Charge pump				
CP1H	48	P	–	Charge pump capacity 1 high, connect external C
CP1L	1	P	–	Charge pump capacity 1 low, connect external C
CP2H	3	P	–	Charge pump capacity 2 high, connect external C
CP2L	4	P	–	Charge pump capacity 2 low, connect external C
VCP	2	P	–	Charge pump capacity

Device pinout and pin configuration

Table 2 Pin definitions and functions (cont'd)

Symbol	Pin number	Type	Reset state ¹⁾	Function
VSD	47	P	–	Battery supply input for charge pump
MOSFET driver				
VDH	44	P	–	Voltage drain high-side MOSFET driver
SH3	46	P	–	Source high-side FET 3
SH2	6	P	–	Source high-side FET 2
GH2	7	P	–	Gate high-side FET 2
SH1	8	P	–	Source high-side FET 1
GH1	9	P	–	Gate high-side FET 1
SL	10	P	–	Source low-side FET
GL2	12	P	–	Gate low-side FET 2
GL1	13	P	–	Gate low-side FET 1
GH3	5	P	–	Gate high-side FET 3
GL3	11	P	–	Gate low-side FET 3
Others				
GND_REF	33	P	–	GND for VAREF
VAREF	34	I/O	–	5V ADC1 reference voltage, optional buffer or input
OP1	37	I	–	Negative operational amplifier input
OP2	36	I	–	Positive operational amplifier input
TMS	20	I I/O	I/PD	TMS Test mode select input SWD Serial Wire Debug input/output
RESET	22	I/O	PU	Reset input, not available during Sleep mode
EP	–	–	–	Exposed pad, connect to GND

1) Only valid for digital IO.

2) Also named VDD5V.

3) Also named VDD1V5.

Modes of operation

4 Modes of operation

The TLE9879-2QXA40 highly integrated circuit contains analog and digital functional blocks. An embedded 32-bit microcontroller is available for system and interface control. On-chip, low-dropout regulators are provided for internal and external power supply. An internal oscillator provides a cost-effective clock that is particularly well suited for LIN communications. A LIN transceiver is available as a communication interface. Driver stages for a motor bridge or BLDC motor bridge with external MOSFET are integrated, featuring PWM capability, protection features, and a charge pump for operation at low supply voltage. A 10-bit SAR ADC and two differential 14-bit Sigma Delta ADCs are implemented for high-precision sensor measurement. An 8-bit ADC is used for diagnostic measurements.

The microcontroller unit supervision and system protection (including a reset feature) is complemented by a programmable window watchdog. A cyclic wake-up circuit, supply voltage supervision and integrated temperature sensors are available on-chip.

All relevant modules offer power saving modes in order to support automotive applications connected to terminal 30. A wake-up from power-save mode is possible via a LIN bus message, via the monitoring input, or using a programmable time period (cyclic wake-up).

The TLE9879-2QXA40 has several operation modes mainly to support low power consumption requirements.

Reset mode

The Reset mode is a transition mode used, e.g., during power-up of the device after a power-on reset, or after wake-up from Sleep mode. In this mode, the on-chip power supplies are enabled and all other modules are initialized. Once the core supply VDDC is stable, the device enters Active mode. If the watchdog timer WDT1 fails more than four times, the device performs a fail-safe transition to Sleep mode.

Active mode

In Active mode, all modules are activated and the TLE9879-2QXA40 is fully operational.

Stop mode

Stop mode is one of two major low-power modes. The transition to the low-power modes is performed by setting the corresponding bits in the mode control register. In Stop mode, the embedded microcontroller is still powered, allowing for shorter wake-up response times. Wake-up from this mode is possible through LIN bus activity, by using the high-voltage monitoring pin, or through the corresponding 5 V GPIOs.

Stop mode with cyclic wake-up

The Cyclic Wake-Up mode is a special operating mode of the Stop mode. The transition to the Cyclic Wake-Up mode is performed by first setting the corresponding bits in the mode control register, followed by the Stop Mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (LIN and/or MON) are available, as in normal Stop mode.

Sleep mode

The Sleep mode is a low-power mode. The transition to the low-power mode is performed by setting the corresponding bits in the MCU mode control register or in case of failure (see below). In Sleep mode the embedded microcontroller power supply is deactivated, allowing for the lowest system power consumption. A wake-up from this mode is possible by LIN bus activity, the High Voltage Monitor Input pin, or through cyclic wake-up.

Sleep mode in case of failure

Sleep mode is activated after 5 watchdog failures or in case of supply failure (5 times). In this case, MON is enabled as the wake source and cyclic wake-up is activated with 1 s of wait time.

Modes of operation

Sleep mode with cyclic wake-up

The Cyclic Wake-Up mode is a special operating mode of the Sleep mode. The transition to Cyclic Wake-Up mode is performed by first setting the corresponding bits in the mode control register followed by the Sleep mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (LIN and/or MON) are available, as in normal Sleep mode. When using Sleep mode with cyclic wake-up, the voltage regulator is switched off and started again with the wake. A limited number of registers is buffered during sleep, and can be used by software, e.g., for counting sleep/wake cycles.

MCU Slow Down mode

In MCU Slow Down mode the MCU frequency is reduced to save power during operation. LIN communication is still possible. LS MOSFET can be activated.

Wake-up source prioritization

All wake-up sources have the same priority. In order to handle the asynchronous nature of the wake-up sources, the first wake-up signal will initiate the wake-up sequence. Nevertheless, all wake-up sources are latched in order to provide all wake-up events to the application software. The software can clear the wake-up source flags. This is to ensure that no wake-up event is lost.

As the default wake-up source, the MON input is activated after power-on reset only. Additionally, the device is in Cyclic Wake-Up mode with the configurable dead time setting.

The following table shows the possible power mode configurations including the Stop mode.

Table 3 Power mode configurations

Module/function	Active mode	Stop mode	Sleep mode	Comment
VDDEXT	ON/OFF	ON (no dynamic load)/OFF	OFF	–
Bridge Driver	ON/OFF	OFF	OFF	
LIN TRx	ON/OFF	Wake-up only/OFF	Wake-up only/OFF	–
VS sense	ON/OFF Brownout detection	Brownout detection	POR on VS	Brownout detection performed in PCU
GPIO 5V (wake-up)	n.a.	Disabled/static	OFF	–
GPIO 5V (active)	ON	ON	OFF	–
WDT1	ON	OFF	OFF	–
CYCLIC WAKE	n.a.	Cyclic wake-up/ cyclic sense/OFF	Cyclic wake-up/OFF	–
Measurement	ON ¹⁾	OFF	OFF	–
MCU	ON/slow-down/STOP	STOP ²⁾	OFF	–
CLOCK GEN (MC)	ON	OFF	OFF	–
LP_CLK (18 MHz)	ON	OFF	OFF	WDT1
LP_CLK2 (100 kHz)	ON/OFF	ON/OFF	ON/OFF	For cyclic wake-up

1) May not be switched off due to safety reasons.

2) MC PLL clock disabled, MC supply reduced to $V_{DDCOUT_Stop_Red}$.

Modes of operation

Wake-up levels and transitions

The wake-up can be triggered by rising, falling, or both signal edges for the monitor input, GPIOs, by LIN, or by cyclic wake-up.

5 Power management unit (PMU)

5.1 Features

- System mode control (startup, sleep, stop and active)
- Power management (cyclic wake-up)
- Control of system voltage regulators with diagnosis (overload, short, overvoltage)
- Fail-safe mode detection and operation in case of system errors (watchdog fail)
- Wake-up sources configuration and management (LIN, MON, GPIOs)
- System error logging

5.2 Introduction

The power management unit is responsible for generating all required voltage supplies for the embedded MCU (VDDC, VDDP) and the external supply (VDDEXT). The power management unit is designed to ensure fail-safe behavior of the system IC by controlling all system modes, including the corresponding transitions. Additionally, the PMU provides well-defined sequences for the system mode transitions and generates hierarchical reset priorities. The reset priorities control the reset behavior of all system functions, especially the reset behavior of the embedded MCU. All these functions are controlled by a state machine. The system master function of the PMU uses an independent logic supply and system clock. For this reason, the PMU has an "Internal logic supply and system clock" module which works independently of the MCU clock.

Power management unit (PMU)

5.2.1 Block diagram

The following figure shows the structure of the power management unit. **Table 4** describes the submodules in more detail.




Figure 4 Power management unit block diagram

Table 4 Description of PMU submodules

Module name	Modules	Functions
Power-down supply	Independent supply voltage generation for PMU.	This supply is dedicated to the PMU to ensure an operation independently of generated power supplies (VDDP, VDDC).
LP_CLK (18 MHz)	- Clock source for all PMU submodules. - Backup clock source for the system. - Clock source for WDT1.	This ultra-low-power oscillator generates the clock for the PMU. This clock is also used as the backup clock for the system in case of PLL clock failures and as an independent clock source for WDT1.
LP_CLK2 (100 kHz)	Clock source for PMU.	This ultra-low-power oscillator generates the clock for the PMU in Stop mode and in the cyclic modes.
Peripherals	Peripheral blocks of PMU.	These blocks include the analog peripherals to ensure a stable and fail-safe PMU startup and operation (bandgap, bias).

Power management unit (PMU)
Table 4 Description of PMU submodules (cont'd)

Module name	Modules	Functions
Power supply generation unit (PGU)	Voltage regulators for VDDP and VDDC.	This block includes the voltage regulators for the pad supply (VDDP) and the core supply (VDDC).
VDDEXT	Voltage regulator for VDDEXT to supply external modules (e.g., sensors).	This voltage regulator is a dedicated supply for external modules and can also be used for cyclic sense operations (e.g., with hall sensor).
PMU-SFR	All extended special function registers that are relevant to the PMU.	This module contains all registers needed to control and monitor the PMU.
PMU-PCU	Power control unit of the PMU.	This block is responsible for controlling all power-related actions within the PGU module. It also contains all regulator-related diagnostics such as undervoltage and overvoltage detection as well as overcurrent and short-circuit diagnostics.
PMU-WMU	Wake-up management unit of the PMU.	This block is responsible for controlling all actions related to wake-up within the PMU module.
PMU-CMU	Cyclic management unit of the PMU.	This block is responsible for controlling all actions in cyclic mode.
PMU-RMU	Reset management unit of the PMU.	This block generates resets triggered by the PMU, such as undervoltage or short-circuit reset, and passes all resets to the relevant modules and their registers.

Power management unit (PMU)

5.2.2 PMU modes overview

The following state diagram shows the available modes of the device.




Figure 5 Power management unit system modes

Power management unit (PMU)

5.3 Power supply generation unit (PGU)

5.3.1 Voltage regulator 5.0 V (VDDP)

This module represents the 5 V voltage regulator, which provides the pad supply for the parallel port pins and other 5 V analog functions (e.g. LIN transceiver).

Features

- 5 V low-drop voltage regulator
- Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with reset (undervoltage reset, V_{DDPUV})
- Preregulator for the VDDC regulator
- GPIO supply
- Pull-down current source at the output for Sleep mode only (typ. 5 mA)

The output capacitor C_{VDDP} is mandatory to ensure proper regulator functionality.




Figure 6 Module block diagram of the VDDP voltage regulator

Power management unit (PMU)

5.3.2 Voltage regulator 1.5 V (VDDC)

This module represents the 1.5 V voltage regulator, which provides the supply for the microcontroller core, the digital peripherals, and other internal analog 1.5 V functions (e.g., ADC2) of the chip. To further reduce the current consumption of the MCU during Stop mode the output voltage can be lowered to $V_{DDCOUT_Stop_Red}$.

Features

- 1.5 V low-drop voltage regulator
- Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with reset
- Pull-down current source at the output for Sleep mode only (typ. 100 μ A)

The output capacitor C_{VDDC} is mandatory to ensure a proper regulator functionality.




Figure 7 Module block diagram of the VDDC voltage regulator

Power management unit (PMU)

5.3.3 External voltage regulator 5.0 V (VDDEXT)

This module represents the 5 V voltage regulator, which serves as a supply for external circuits. It can be used, e.g., to supply an external sensor, LEDs, or potentiometers. VDDEXT can be used as reference for ADC3/4.

Features

- Switchable +5 V, low-drop voltage regulator
- Switch-on overcurrent blanking time in order to drive small capacitive loads
- Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- Pull-down current source at the output for Sleep mode only (typ. 100 μ A)
- Cyclic sense option together with GPIOs

The output capacitor C_{VDDEXT} is mandatory to ensure a proper regulator functionality.




Figure 8 Module block diagram of the external voltage regulator

6 System control unit – digital modules (SCU-DM)

6.1 Features

- Flexible clock configuration features
- Reset management of all system resets
- System modes control for all power modes (Active mode, Stop mode, Sleep mode)
- Enabling interrupts for many system peripherals
- General-purpose input/output control
- Debug mode control of system peripherals

6.2 Introduction

The system control unit (SCU) supports all central control tasks in the TLE9879-2QXA40. The SCU is made up of the following submodules:

- Clock system and control
- Reset control
- Power management
- Interrupt management
- General port control
- Flexible peripheral management
- Module suspension control
- Watchdog timer
- Error detection and correction in data memory
- Miscellaneous control

System control unit – digital modules (SCU-DM)

6.2.1 Block diagram




Figure 9 System control unit – digital modules block diagram

AHB (Advanced High-Performance Bus)

PMCU (power module control unit)

WDT (watchdog timer in SCU-DM)

- f_{SYS} : System clock

System control unit – digital modules (SCU-DM)**CGU (clock generation unit)**

- f_{SYS} : System clock
- f_{PCLK} : Peripheral clock
- $f_{\text{MI_CLK}}$: Measurement interface clock
- $f_{\text{TFILT_CLK}}$: Analog module filter clock
- LP_CLK Clock source for all PMU submodules and WDT1

ICU (interrupt control unit)

- NMI (non-maskable interrupt)
- INTISR<15,13:4,1,0> External interrupt signals

RCU (reset control unit)

- PMU_1V5DidPOR Undervoltage reset of power-down supply
- PMU_PIN Reset generated by reset pin
- PMU_ExtWDT WDT1 reset
- PMU_IntWDT WDT (SCU) reset
- PMU_SOFT Software reset
- PMU_Wake Sleep mode/Stop mode exit with reset
- RESET_TYPE_3 Peripheral reset (contains all resets)
- RESET_TYPE_4 Peripheral reset (without SOFT and WDT reset)

Port control

- P0_POCONy.PDMx Driver strength control
- P1_POCONy.PDMx Driver strength control

Miscellaneous control

- MODPISELx mode selection registers for UART (source section) and timer (trigger or count selection)

System control unit – digital modules (SCU-DM)

6.3 Clock generation unit

The clock generation unit (CGU) enables a flexible clock generation for the TLE9879-2QXA40. During user program execution, the frequency can be modified to optimize the performance/power consumption ratio, allowing power consumption to be adapted to the actual application state.

The CGU in the TLE9879-2QXA40 consists of one oscillator circuit (OSC_HP), a phase-locked loop (PLL) module with an internal oscillator (OSC_PLL), and a clock control unit (CCU). The CGU can convert a low-frequency input/external clock signal to a high-frequency internal clock.

The system clock f_{SYS} is generated from one of the following selectable clocks:

- PLL clock output f_{PLL}
- Direct clock from oscillator OSC_HP
- Low-precision clock $f_{\text{LP_CLK}}$ (hardware-enabled for startup after reset and during power-down wake-up sequence)




Figure 10 Clock generation unit block diagram

The following sections describe the different parts of the CGU.

6.3.1 Low-precision clock

The clock source LP_CLK is a low-precision RC oscillator (LP-OSC) with a nominal frequency of 18 MHz that is enabled by hardware as an independent clock source for the TLE9879-2QXA40 startup after reset and during the power-down wake-up sequence. $f_{\text{LP_CLK}}$ is not user-configurable.

System control unit – power modules (SCU-PM)

7 System control unit – power modules (SCU-PM)

7.1 Features

- Clock watchdog unit (CWU): Supervises all clocks with NMI signaling relevant to power modules.
- Interrupt control unit (ICU): All interrupt flags and status flags with system relevance.
- Power control unit (PCU): Takes over control when device enters and exits Sleep and Stop mode.
- External watchdog (WDT1): Independent system watchdog for monitoring system activity.

7.2 Introduction

7.2.1 Block diagram

The system control unit of the power modules consists of the submodules in the figure shown below:




Figure 11 Block diagram of system control unit – power modules

AHB (Advanced High-performance Bus)

CWU (clock watchdog unit)

- f_{sys} : System frequency
- MI_CLK: Measurement interface clock (analog clock), derived from f_{sys} using division factors 1/2/3/4
- TFILT_CLK: Clock used for digital filters, derived from f_{sys} using configurable division factors

System control unit – power modules (SCU-PM)**WDT1 (system watchdog)**

- LP_CLK Clock source for all PMU submodules and WDT1

ICU (interrupt control unit)

- PREWARN_SUP_NMI Supply prewarning NMI request
- PREWARN_SUP_INT Supply prewarning interrupt
- Grouping of peripheral interrupts for external interrupt nodes:
 - Grouping single peripheral interrupts for interrupt node INT<2> (measurement unit (MU))
 - Grouping single peripheral interrupts for interrupt node INT<3> (ADC1-VAREF)
 - Grouping single peripheral interrupts for interrupt node INT<10> (UART1-LIN transceiver)
 - Grouping single peripheral interrupts for interrupt node INT<14> (bridge driver)

8 Arm® Cortex®-M3 core

8.1 Features

The key features of the Arm® Cortex®-M3 implemented are listed below.

Processor core: a low-gate-count core, with low-latency interrupt processing

- A subset of the Thumb®-2 instruction set
- Banked stack pointer (SP) only
- 32-bit hardware divide instructions, SDIV and UDIV (Thumb-2 instructions)
- Handler and thread modes
- Thumb and debug states
- Interruptible-continued instructions LDM/STM, push/pop for low interrupt latency
- Automatic processor state saving and restoration for low-latency interrupt service routine (ISR) entry and exit
- Arm® architecture v7-M Style BE8/LE support
- Arm®v6 unaligned accesses

Nested vectored interrupt controller (NVIC) closely integrated with the processor core to achieve low latency interrupt processing

- Interrupts, configurable from 1 to 16
- Bits of priority (4)
- Dynamic reprioritization of interrupts
- Priority grouping. This enables selection of preemptive interrupt levels and non-preemptive interrupt levels.
- Support for tail-chaining and late arrival of interrupts. This enables back-to-back interrupt processing without the overhead of state-saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead.

Bus interfaces

- Advanced High-performance Bus-Lite (AHB-Lite) interfaces: ICode, DCode, and system bus interface
- Memory access alignment
- Write buffer for buffering of write data

Arm® Cortex®-M3 core

8.2 Introduction

The Arm® Cortex®-M3 processor is a leading 32-bit processor and provides a high-performance and cost-optimized platform for a broad range of applications including microcontrollers, automotive body systems and industrial control systems. Like the other Arm® Cortex® family processors, the Arm® Cortex®-M3 processor implements the Thumb®-2 instruction set architecture. With the optimized feature set the Arm® Cortex®-M3 delivers 32-bit performance in an application space that is usually associated with 8- and 16-bit microcontrollers.

8.2.1 Block diagram

Figure 12 shows the functional blocks of the Arm® Cortex®-M3.




Figure 12 Arm® Cortex®-M3 block diagram

9 DMA controller

Figure 13 shows the top level block diagram of the TLE9879-2QXA40.

The bus matrix allows the μ DMA to access the PBA0, PBA1, and RAM.

9.1 Features

The principal features of the DMA Controller are:

- It is compatible with AHB-Lite for DMA transfers.
- It is compatible with APB for register programming.
- It has a single AHB-Lite master for transferring data using a 32-bit address bus and a 32-bit data bus.
- It supports 14 DMA channels.
- Each DMA channel has dedicated handshake signals.
- Each DMA channel has a programmable priority level.
- Each priority level arbitrates using a fixed priority that is determined by the DMA channel number. The DMA also supports multiple transfer types:
 - Memory-to-memory
 - Memory-to-peripheral
 - Peripheral-to-memory
- It supports multiple DMA cycle types.
- It supports multiple DMA transfer data widths.
- Each DMA channel can access a primary and an alternate channel control data structure.
- All the channel control data is stored in system memory (RAM) in little-endian format.
- It performs all DMA transfers using the single AHB-Lite burst type. The destination data width is equal to the source data width.
- The number of transfers in a single DMA cycle can be programmed from 1 to 1024.
- The transfer address increment can be greater than the data width.

DMA controller

9.2 Introduction

Please also refer to [Chapter 9.3, Functional description](#).

9.2.1 Block diagram




Figure 13 DMA controller top level block diagram

DMA controller**9.3 Functional description****9.3.1 DMA mode overview**

The DMA controller implements the following 14 hardware DMA requests:

- ADC1 complete sequence 1 done: DMA transfer is requested on completion of the ADC1 channel conversion sequence.
- ADC1 exceptional sequence 2 (ESM) done: DMA transfer is requested on completion of the ADC1 conversion sequence triggered by an exceptional measurement request.
- SSC1/2 transmit byte: DMA transfer is requested upon the completion of data transmission via SSC1/2.
- SSC1/2: receive byte: DMA transfer is requested upon the completion of data reception via SSC1/2.
- ADC1 channel 0 conversion done: DMA transfer is requested on completion of the ADC1 channel 0 conversion.
- ADC1 channel 1 conversion done: DMA transfer is requested on completion of the ADC1 channel 1 conversion.
- ADC1 channel 2 conversion done: DMA transfer is requested on completion of the ADC1 channel 2 conversion.
- ADC1 channel 3 conversion done: DMA transfer is requested on completion of the ADC1 channel 3 conversion.
- ADC1 channel 4 conversion done: DMA transfer is requested on completion of the ADC1 channel 4 conversion.
- ADC1 channel 5 conversion done: DMA transfer is requested on completion of the ADC1 channel 5 conversion.
- ADC1 channel 6 conversion done: DMA transfer is requested on completion of the ADC1 channel 6 conversion.
- ADC1 channel 7 conversion done: DMA transfer is requested on completion of the ADC1 channel 7 conversion.
- Timer3 ccu6_int: DMA transfer is requested following a timer trigger.
- SDADC, conversion done: DMA transfer is requested on completion of the SDADC (ADC3/4) conversion.

Address space organization

10 Address space organization

The TLE9879-2QXA40 manipulates operands in the following memory spaces:

- 128 KB (incl. 4 KByte emulated EEPROM) of flash memory in code space
- 32 KB Boot ROM memory in code space (used for boot code and IP storage)
- 6 KB RAM memory in code space and data space (RAM can be read/written as program memory or external data memory)
- Special function registers (SFRs) in peripheral space

The figure below shows the detailed address alignment of the TLE9879-2QXA40:

00000000 _H	Reserved (boot ROM)	00007FFF _H
00008000 _H	Reserved	10FFFFFF _H
11000000 _H	Flash, 128 KB	1101FFFF _H
11020000 _H	Reserved	17FFFFFF _H
18000000 _H	SRAM, 6 KB	180017FF _H
18001800 _H	Reserved	3FFFFFFF _H
40000000 _H	PBA0	47FFFFFF _H
48000000 _H	PBA1	5FFFFFFF _H
60000000 _H	Reserved	DFFFFFFF _H
E0000000 _H	Private Peripheral Bus	E00FFFFF _H
E0100000 _H	Reserved	FFFFFFF _H

Figure 14 TLE9879-2QXA40 memory map

11 Memory control unit

11.1 Features

- Handles all system memory types and their interaction with the CPU
- Memory protection for D-flash and P-flash system memory
- Address management with access violation detection including reporting
- Linear address range for all memory types (no paging)

11.2 Introduction

11.2.1 Block diagram

The memory control unit is divided into the following submodules:

- NVM memory module (embedded flash memory)
- RAM memory module
- BootROM memory module
- Memory protection unit (MPU) module
- Peripheral bridge PBA0

Memory control unit




Figure 15 Block diagram of the memory control unit

Memory control unit**11.3 NVM module (flash memory)**

The flash memory provides embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data.

Features

- In-system programming via LIN (flash mode) and SWD.
- Error correction code (ECC) for detection of single-bit and double-bit errors and dynamic correction of single-bit errors.
- Interrupts and signals double-bit errors by the NMI.
- Program width of 128 byte (page).
- Minimum erase width of 128 bytes (page).
- Integrated hardware support for EEPROM emulation.
- 8-byte read access.
- Physical read access time: 75 ns.
- Code-read access acceleration integrated; read buffer and automatic pre-fetch.
- Page-program time: t_{PR} .
- Page-erase (128 bytes) and sector-erase (4 KB) time: t_{ER} .
- Erased bit (cell) is read as '1', for code flash and 100TP.
- Erased bit (cell) is read as '0' plus NMIMAP request, for data flash.

Note: The user has to ensure that no flash operations which change the content of the flash get interrupted at any time.

The clock for the NVM is supplied with the system frequency f_{sys} . Integrated firmware routines for erasing NVM, EEPROM emulation, and other operations are provided.

Interrupt system

12 Interrupt system

12.1 Features

- Up to 16 interrupt nodes for on-chip peripherals
- Up to 8 NMI nodes for critical system events
- Maximum flexibility for all 16 interrupt nodes

12.2 Introduction

Before enabling an interrupt, all corresponding interrupt status flags must be cleared.

12.2.1 Overview

The TLE9879-2QXA40 supports 16 interrupt vectors with 16 priority levels. Fifteen of these interrupt vectors are assigned to the on-chip peripherals: GPT12, SSC, CCU6, DMA, bridge driver and A/D converter are each assigned to one dedicated interrupt vector; while UART1 and Timer2, as well as UART2, external interrupt 2 and Timer21 share interrupt vectors. Two vectors are dedicated for external interrupt 0 and 1.

Table 5 Interrupt vector table

Service request	Node ID	Description
GPT12	0/1	GPT interrupt (T2-T6, CAPIN)
MU-ADC2/T3	2	Measurement unit, VBG, SDADC, Timer3, BEMF
ADC1	3	ADC1 interrupt / VREF5V overload / VREF5V OV/UV
CCU0	4	CCU6 node 0 interrupt
CCU1	5	CCU6 node 1 interrupt
CCU2	6	CCU6 node 2 interrupt
CCU3	7	CCU6 node 3 interrupt
SSC1	8	SSC1 interrupt (receive, transmit, error)
SSC2	9	SSC2 interrupt (receive, transmit, error)
UART1	10	UART1 (ASC-LIN) interrupt (receive, transmit), Timer2, linsync1, LIN
UART2	11	UART2 interrupt (receive, transmit), Timer21, external interrupt (EINT2)
EXINT0	12	External interrupt (EINT0), MON
EXINT1	13	External interrupt (EINT1)
BDRV/CP	14	Bridge driver / charge pump
DMA	15	DMA controller

Interrupt system**Table 6** **NMI interrupt table**

Service request	Node	Description
Watchdog timer NMI	NMI	Watchdog timer overflow
PLL NMI	NMI	PLL loss-of-lock
NVM operation complete NMI	NMI	NVM operation complete
Overtemperature NMI	NMI	System overtemperature
Oscillator watchdog NMI	NMI	Oscillator watchdog / MI_CLK watchdog timer overflow
NVM map error NMI	NMI	NVM map error
ECC error NMI	NMI	RAM/NVM uncorrectable ECC error
Supply prewarning NMI	NMI	Supply prewarning

Watchdog timer (WDT1)

13 Watchdog timer (WDT1)

13.1 Features

There are two watchdog timers in the system. The watchdog timer (WDT) within the system control unit – digital modules (see SCU_DM) and the Watchdog Timer (WDT1) located within the system control unit – power modules (see SCU_PM). The watchdog timer WDT1 is described in this section.

In Active mode, the WDT1 acts as a windowed watchdog timer, which provides a highly reliable and safe way to recover from software or hardware failures.

The WDT1 is always enabled in Active mode. In Sleep mode, Stop Mode and SWD mode (Debug mode), the WDT1 is automatically disabled.

Functional Features

- Windowed watchdog timer with programmable timing in Active mode.
- Long-open window (typ. 80 ms) after power-up, reset, wake-up.
- Short-open window (typ. 30 ms) to facilitate flash programming.
- Disabled during debugging.
- Safety shutdown to Sleep mode after 5 missed WDT1 services.

Watchdog timer (WDT1)

13.2 Introduction

The behavior of the watchdog timer in Active mode is illustrated in **Figure 16**.




Figure 16 Watchdog timer behavior

14 GPIO ports and peripheral I/O

The TLE9879-2QXA40 has 15 port pins organized into three parallel ports: Port 0 (P0), port 1 (P1) and port 2 (P2). Each port pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. P0 and P1 are bidirectional and can be used as general-purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. For ports configured as an output, the open drain mode can be selected. On port 2 (P2), analog inputs are shared with general-purpose inputs.

14.1 Features

Features of bidirectional ports (P0, P1)

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open-drain mode
- Configurable drive strength
- Transfer of data through digital inputs and outputs (general-purpose I/O)
- Alternate input/output for on-chip peripherals

Features of the analog port (P2)

- Configurable pull-up/pull-down devices
- Transfer of data through digital inputs
- Alternate inputs for on-chip peripherals

14.2 Introduction

14.2.1 Port 0 and port 1

Figure 17 shows the block diagram of a TLE9879-2QXA40 bidirectional port pin. Each port pin is equipped with a number of control and data bits, thus enabling very flexible usage of the pin. By defining the contents of the control register, each individual pin can be configured as an input or an output. The user can also configure each pin as an open-drain pin with or without an internal pull-up/pull-down.

Each bidirectional port pin can be configured for input or output operation. Switching between input and output mode is accomplished through the register Px_DIR (x = 0 or 1), which enables or disables the output and input drivers. A port pin can only be configured as either input or output at any one time.

In input mode (default after reset), the output driver is switched off (high-impedance). The voltage level present at the port pin is translated into a logical 0 or 1 via a Schmitt trigger device and can be read via the register Px_DATA.

In output mode, the output driver is activated and drives the value supplied through the multiplexer to the port pin. In the output driver, each port line can be switched to open-drain mode or normal mode (push-pull mode) via the register Px_OD.

The output multiplexer in front of the output driver enables the port output function to be used for different purposes. If the pin is used for general-purpose output, the multiplexer is switched by software to the data register Px_DATA. Software can set or clear the bit in Px_DATA and therefore directly influence the state of the port pin. If an on-chip peripheral uses the pin for output signals, alternate output lines (AltDataOut) can be switched via the multiplexer to the output driver circuitry. Selection of the alternate output function is defined

GPIO ports and peripheral I/O

in registers Px_ALTSEL0 and Px_ALTSEL1. When a port pin is used in an alternate function, its direction must be set accordingly in the register Px_DIR.

Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register Px_PUDSEL selects whether a pull-up or pull-down device is activated, while register Px_PUDEN enables or disables the pull device.




Figure 17 General structure of a bidirectional port (P0, P1)

GPIO ports and peripheral I/O

14.2.2 Port 2

Figure 18 shows the structure of an input-only port pin. Each P2 pin can only function in input mode. Register P2_DIR is provided to enable or disable the input driver. When the input driver is enabled, the actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt trigger device and can be read via register P2_DATA. Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register P2_PUDSEL selects whether a pull-up or the pull-down device is activated, while register P2_PUDEN enables or disables the pull device. The analog input (AnalogIn) bypasses the digital circuitry and Schmitt trigger device for direct feed-through to the ADC input channels.




Figure 18 General structure of input port (P2)

GPIO ports and peripheral I/O

14.3 TLE9879-2QXA40 port module

14.3.1 Port 0

14.3.1.1 Port 0 functions

Table 7 Port 0 input/output functions

Port pin	Input/output	Select	Connected signals	From/to module
P0.0	Input	GPI	P0_DATA.P0	–
		INP1	SWCLK / TCK_0	SW
		INP2	T12HR_0	CCU6
		INP3	T4INA	GPT12T4
		INP4	T2_0	Timer2
		INP5	–	–
		INP6	EXINT2_3	SCU
	Output	GPO	P0_DATA.P0	–
		ALT1	T3OUT	GPT12T3
		ALT2	EXF21_0	Timer21
		ALT3	RXDO_2	UART2
P0.1	Input	GPI	P0_DATA.P1	–
		INP1	T13HR_0	CCU6
		INP2	TxD1	LIN_TxD
		INP3	CAPINA	GPT12CAP
		INP4	T21_0	Timer21
		INP5	T4INC	GPT12T4
		INP6	MRST_1_2	SSC1
		INP7	EXINT0_2	SCU
	Output	GPO	P0_DATA.P1	–
		ALT1	TxD1	UART1 / LIN_TxD
		ALT2	–	–
		ALT3	T6OUT	GPT12T6

GPIO ports and peripheral I/O

Table 7 Port 0 input/output functions (cont'd)

Port pin	Input/output	Select	Connected signals	From/to module
P0.2	Input	GPI	P0_DATA.P2	–
		INP1	CCPOS2_1	CCU6
		INP2	T2EUDA	GPT12T2
		INP3	MTSR_1	SSC1
		INP4	T21EX_0	Timer21
		INP5	T6INA	GPT12T6
	Output	GPO	P0_DATA.P2	–
		ALT1	COOUT60_0	CCU6
		ALT2	MTSR_1	SSC1
		ALT3	EXF2_0	Timer2
P0.3	Input	GPI	P0_DATA.P3	–
		INP1	SCK_1	SSC1
		INP2	CAPINB	GPT12
		INP3	T5INA	GPT12T5
		INP4	T4EUDA	GPT12T4
		INP5	CCPOS0_1	CCU6
	Output	GPO	P0_DATA.P3	–
		ALT1	SCK_1	SSC1
		ALT2	EXF21_2	Timer21
		ALT3	T6OUT	GPT12T6
P0.4	Input	GPI	P0_DATA.P4	–
		INP1	MRST_1_0	SSC1
		INP2	CC60_0	CCU6
		INP3	T21_2	Timer21
		INP4	EXINT2_2	SCU
		INP5	T3EUDA	GPT12T3
		INP6	CCPOS1_1	CCU6
	Output	GPO	P0_DATA.P4	–
		ALT1	MRST_1_0	SSC1
		ALT2	CC60_0	CCU6
		ALT3	CLKOUT_0	SCU

GPIO ports and peripheral I/O

14.3.2 Port 1

14.3.2.1 Port 1 functions

Table 8 Port 1 input/output functions

Port pin	Input/output	Select	Connected signals	From/to module
P1.0	Input	GPI	P1_DATA.P0	–
		INP1	T3INC	GPT12T3
		INP2	T4EUDB	GPT12T4
		INP3	CC61_0	CCU6
		INP4	SCK_2	SSC2
		INP5	EXINT1_2	SCU
	Output	GPO	P1_DATA.P0	–
		ALT1	SCK_2	SSC2
		ALT2	CC61_0	CCU6
		ALT3	EXF21_3	Timer21
P1.1	Input	GPI	P1_DATA.P1	–
		INP1	–	–
		INP2	T6EUDA	GPT12T6
		INP3	–	–
		INP4	MTSR_2	SSC2
		INP5	T21_1	Timer21
		INP6	EXINT1_0	SCU
	Output	GPO	P1_DATA.P1	–
		ALT1	MTSR_2	SSC2
		ALT2	COUT61_0	CCU6
P1.2	Input	ALT3	TXD2_0	UART2
		GPI	P1_DATA.P2	–
		INP1	T2INA	GPT12T2
		INP2	T2EX_1	Timer2
		INP3	T21EX_3	Timer21
		INP4	MRST_2_0	SSC2
		INP5	RXD2_0	UART2
		INP6	CCPOS2_2	CCU6
	Output	INP7	EXINT0_1	SCU
		GPO	P1_DATA.P2	–
		ALT1	MRST_2_0	SSC2
		ALT2	COUT63_0	CCU6
		ALT3	T3OUT	GPT12T3

GPIO ports and peripheral I/O

Table 8 Port 1 input/output functions (cont'd)

Port pin	Input/output	Select	Connected signals	From/to module
P1.3	Input	GPI	P1_DATA.P3	–
		INP1	T6INB	GPT12T6
		INP2	–	–
		INP3	CC62_0	CCU6
		INP4	T6EUDB	GPT12T6
		INP5	–	–
		INP6	CCPOS0_2	CCU6
		INP7	EXINT1_1	SCU
	Output	GPO	P1_DATA.P3	–
		ALT1	EXF21_1	Timer21
		ALT2	CC62_0	CCU6
		ALT3	TXD2_1	UART2
P1.4	Input	GPI	P1_DATA.P4	–
		INP1	EXINT2_1	SCU
		INP2	T21EX_1	Timer21
		INP3	T5EUDA	GPT12T5
		INP4	RxD1	UART1
		INP5	T2INB	GPT12T2
		INP6	CCPOS1_2	CCU6
		INP7	MRST_1_3	SSC1
	Output	GPO	P1_DATA.P4	–
		ALT1	CLKOUT_1	SCU
		ALT2	COU62_0	CCU6
		ALT3	RxD1	UART1 / LIN_RxD

GPIO ports and peripheral I/O

14.3.3 Port 2

14.3.3.1 Port 2 functions

Table 9 Port 2 input functions

Port pin	Input/output	Select	Connected signals	From/to module
P2.0	Input	GPI	P2_DATA.P0	–
		INP1	CCPOS0_3	CCU6
		INP2	–	–
		INP3	T12HR_2	CCU6
		INP4	EXINT0_0	SCU
		INP5	CC61_2	CCU6
		ANALOG	AN0	ADC1
		IN	ADC3.P	SDADC
P2.2	Input	GPI	P2_DATA.P2	–
		INP1	CCPOS2_3	CCU6
		INP2	T13HR_2	CCU6
		INP3	–	–
		INP4	CC62_2	CCU6
		ANALOG	AN2	ADC1
		IN	ADC3.N	SDADC
P2.3	Input	GPI	P2_DATA.P3	–
		INP1	CCPOS1_0	CCU6
		INP2	CTRAPH_1	CCU6
		INP3	T21EX_2	Timer21
		INP4	CC60_1	CCU6
		INP5	EXINT0_3	SCU
		ANALOG	AN3	ADC1
P2.4	Input	GPI	P2_DATA.P4	–
		INP1	CTRAPH_0	CCU6
		INP2	T2EUDB	GPT12T2
		INP3	MRST_1_1	SSC1
		INP4	EXINT1_3	SCU
		ANALOG	AN4	ADC1
		IN	ADC4.P	SDADC



GPIO ports and peripheral I/O

Table 9 Port 2 input functions (cont'd)

Port pin	Input/output	Select	Connected signals	From/to module
P2.5	Input	GPI	P2_DATA.P5	–
		INP1	RXD2_1	UART2
		INP2	T3EUDB	GPT12T3
		INP3	MRST_2_1	SSC2
		INP4	T2_1	Timer2
		ANALOG	AN5	ADC1
		IN	ADC4.N	SDADC

15 General-purpose timer units (GPT12)

15.1 Features

15.1.1 Features of block GPT1

The following list summarizes the supported features:

- f_{GPT} is derived from PCLK
- $f_{\text{GPT}}/4$ maximum resolution
- 3 independent timers/counters
- Timers/counters can be concatenated
- 4 Operating modes:
 - Timer mode
 - Gated Timer mode
 - Counter mode
 - Incremental Interface mode
- Reload and capture functionality
- Shared interrupt: node 0

15.1.2 Features of block GPT2

The following list summarizes the supported features:

- f_{GPT} is derived from PCLK
- $f_{\text{GPT}}/2$ maximum resolution
- 2 independent timers/counters
- Timers/counters can be concatenated
- 3 Operating modes:
 - Timer mode
 - Gated Timer mode
 - Counter mode
- Extended capture/reload functions via 16-bit capture/reload register CAPREL
- Shared interrupt: node 1

General-purpose timer units (GPT12)**15.2 Introduction**

The general-purpose timer unit blocks GPT1 and GPT2 have very flexible multifunctional timer structures which may be used for timing, event counting, pulse-width measurement, pulse generation, frequency multiplication, and other purposes.

They incorporate five 16-bit timers that are grouped into the two timer blocks GPT1 and GPT2. Each timer in each block may operate independently in a number of different modes such as Gated Timer or Counter mode, or may be concatenated with another timer of the same block.

Each block has alternate input/output functions and specific interrupts associated with it. Input signals can be selected from several sources through the PISEL register.

The GPT module is clocked with clock f_{GPT} . f_{GPT} is a clock derived from PCLK.

General-purpose timer units (GPT12)

15.2.1 Block diagram of GPT1

The **GPT1 block** contains three timers/counters: The core timer T3 and the two auxiliary timers T2 and T4. The maximum resolution is $f_{\text{GPT}}/4$. The auxiliary timers of GPT1 may optionally be configured as reload or capture registers for the core timer.




Figure 19 GPT1 block diagram ($n = 2 \dots 5$)

General-purpose timer units (GPT12)

15.2.2 Block diagram of GPT2

The **GPT2 block** contains two timers/counters: The core timer T6 and the auxiliary timer T5. The maximum resolution is $f_{\text{GPT}}/2$. An additional capture/reload register (CAPREL) supports capture and reload operation with extended functionality.




Figure 20 GPT2 block diagram (n = 1 ... 4)

16 Timer2 and Timer21

16.1 Features

- 16-bit auto-reload mode
 - Selectable up- or down-counting
- One-channel 16-bit capture mode

16.2 Introduction

The timer modules are general-purpose 16-bit timers. Timer2 and Timer21 can function as timers or counters in each of their modes. As timers, they count with an input clock of $f_{PCLK}/12$ (if the prescaler is disabled). As a counter, Timer2 counts 1-to-0 transitions on pin T2. In the counter mode, the maximum resolution for counting is $f_{PCLK}/24$ (if the prescaler is disabled).

16.2.1 Timer2 and Timer21 mode overview

Table 10 Timer2 and Timer21 modes

Mode	Description
Auto-reload	Up/down-count-disabled • Counting up only. • Counting starts from the 16-bit reload value, overflow at $FFFF_H$. • The reload event can be configured to be triggered only by the overflow condition or by a negative or positive edge at the input pin T2EX as well. • Programmable reload value in register RC2. • Interrupt is generated with reload events.

Timer2 and Timer21

Table 10 **Timer2 and Timer21 modes** (cont'd)

Mode	Description
Auto-reload	Up/down-count-enabled - Counting up or down, direction determined by level at input pin T2EX. - No interrupt is generated. - Counting up - Counting starts from the 16-bit reload value, overflow at FFFF_H. - Reload event triggered by overflow condition. - Programmable reload value in register RC2. - Counting down - Counting starts from FFFF_H, underflow at value defined in register RC2. - Reload event triggered by underflow condition. - Reload value fixed at FFFF_H.
Channel capture	- Counting up only. - Counting starts from 0000_H, overflow at FFFF_H. - Reload event triggered by overflow condition. - Reload value fixed at 0000_H. - Capture event triggered by falling/rising edge at pin T2EX. - Captured timer value stored in register RC2. - Reload or capture events generate interrupts.

Timer3

17 Timer3

17.1 Features

- 16-bit incremental timer/counter (counting up)
- Counting frequency up to f_{sys}
- Selectable clock prescaler
- Six operating modes
- Interrupt on overflow
- Interrupt on compare

17.2 Introduction

The possible applications for this timer include measuring the time interval between events, counting events, and generating a signal at regular intervals.

Timer3 can function as a timer or a counter. When functioning as a timer, Timer3 is incremented in periods based on the MI_CLK or LP_CLK clocks. When functioning as a counter, Timer3 is incremented in response to a 1-to-0 transition (falling edge) at its configured input. Timer3 can be configured in four different operating modes for a variety of applications (see [Table 11](#)).

The different operating modes allow the timer to be used for tasks such as:

- Simple measurements of the times between two events.
- Triggering the measuring unit upon PWM/CCU6 unit
- Measurement of the 100 kHz LP_CLK2

17.3 Functional description

Six modes of operation are provided to enable using this timer for various tasks. In every mode, the clocking source can be selected from MI_CLK and LP_CLK. In addition, a prescaler provides the capability to divide the selected clock source by 2, 4, or 8. The timer counts upwards, starting with the value in the timer count registers, up to the maximum count value, which depends on the selected mode of operation. Timer3 provides two individual interrupts on counter overflow, one for the low-byte and one for the high-byte counter register.

17.3.1 Timer3 modes overview

The following table provides an overview of the timer modes together with the reasonable configuration options in [Table 11](#).

Table 11 Timer3 modes

Mode	Submode	Operation
0	No submode	13-bit timer The timer essentially operates an 8-bit counter with a divide-by-32 prescaler.
1	a	16-bit timer The timer registers, TL3 and TH3, are concatenated to form a 16-bit counter.

Timer3

Table 11 Timer3 modes (cont'd)

Mode	Submode	Operation
1	b	16-bit timer triggered by an event The timer registers, TL3 and TH3, are concatenated to form a 16-bit counter, which is triggered by an event to enable a single-shot measurement on a preset channel with the measurement unit.
2	No submode	8-bit timer with auto-reload The timer register TL3 is reloaded with a user-defined 8-bit value in TH3 on overflow.
3	a	Timer3 operating as two 8-bit timers The timer registers TL3 and TH3, operate as two separate 8-bit counters.
3	b	Timer3 operating as two 8-bit timers for clock measurement The timer registers, TL3 and TH3, operate as two separate 8-bit counters. In this mode, the LP_CLK2 low power clock can be measured. TL3 acts as an edge counter for the clock edges and TH3 measures the interval between the edges.

18 Capture/compare unit 6 (CCU6)

18.1 Feature set overview

This section gives an overview over the different building blocks and their main features.

Timer12 block features

- Three capture/compare channels. Each channel can be used either as capture or as compare channel.
- Supports three-phase PWM (six outputs with separate signals for high-side and low-side switches).
- 16-bit resolution, maximum count frequency = peripheral clock.
- Dead-time control for each channel to avoid short-circuits in the power stage.
- Concurrent update of the T12 registers.
- Center-aligned and edge-aligned PWM can be generated.
- Single-shot mode is supported.
- Start can be controlled by external events.
- External events can be counted.
- Multiple interrupt request sources.
- Hysteresis-like control mode.

Timer13 block features

- One independent compare channel with one output.
- 16-bit resolution, maximum count frequency = peripheral clock.
- Concurrent update of T13 registers.
- Can be synchronized to T12.
- Interrupt generation at period-match and compare-match.
- Single-shot mode is supported.
- Start can be controlled by external events.
- Capability of counting external events.

Additional specific functions

- Block commutation for brushless DC-drives implemented.
- Position detection via hall-sensor pattern.
- Noise filter for position input signals supported.
- Automatic rotational speed measurement and commutation control for block commutation.
- Integrated error handling.
- Fast emergency stop without CPU load via external signal ($\overline{\text{CTRAP}}$).
- Control modes for multi-channel AC drives.
- Output levels can be selected and adapted to the power stage.

Capture/compare unit 6 (CCU6)**18.2 Introduction**

The CCU6 unit is made up of the T12 timer block with three capture/compare channels and the T13 timer block with one compare channel. The T12 channels can independently generate PWM signals or accept capture triggers, or they can jointly generate control signal patterns to drive DC motors or inverters.

A rich set of status bits, synchronized updating of parameter values via shadow registers, and flexible generation of interrupt request signals provide efficient software control.

Note: The capture/compare module itself is referred to as CCU6 (capture/compare unit 6). A capture/compare channel inside this module is referred to as CC6x.

The timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined (e.g., a channel works in compare mode, whereas another channel works in capture mode). The timer T13 can work only in compare mode. The multi-channel control unit generates output patterns which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for modulating signals.

Capture/compare unit 6 (CCU6)

18.2.1 Block diagram




Figure 21 CCU6 block diagram

UART1/UART2

19 UART1/UART2

The description in this chapter applies to both UART1 and UART2.

19.1 Features

- Full-duplex asynchronous modes
 - 8-bit or 9-bit data frames, LSB first.
 - Fixed or variable baud rate.
- Receive-buffered.
- Multiprocessor communication.
- Interrupt are generated when data transmission or receptions are complete.
- Baud-rate generator with fractional divider for generating a wide range of baud rates.
- Hardware logic for break and synch byte detection.

19.2 Introduction

The UART provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time when the reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed through the special function register (SFR) SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

19.2.1 Block diagram




Figure 22 UART block diagram

UART1/UART2

19.3 **UART modes**

The UART can be used in four different modes. In mode 0, it operates as an 8-bit shift register. In mode 1, it operates as an 8-bit serial port. In modes 2 and 3, it operates as a 9-bit serial port. The only difference between mode 2 and mode 3 is the baud rate, which is fixed in mode 2 but variable in mode 3. The variable baud rate is set by the underflow rate on the dedicated baud-rate generator.

The different modes are selected by setting bits SM0 and SM1 to the appropriate values, as shown in [Table 12](#).

Table 12 UART modes

SM0	SM1	Operating mode	Baud rate
0	0	Mode 0: 8-bit shift register	$f_{PCLK}/2$
0	1	Mode 1: 8-bit shift UART	Variable
1	0	Mode 2: 9-bit shift UART	$f_{PCLK}/64$
1	1	Mode 3: 9-bit shift UART	Variable

UART1 is connected to the integrated LIN transceiver, and to GPIO for test purposes. UART2 is connected to GPIO only.

20 LIN transceiver

20.1 Features

General functional features

- Compliant with the LIN2.2 standard, backward-compatible with LIN1.3, LIN2.0, and LIN 2.1
- Compliant with SAE J2602 (slew rate, receiver hysteresis)

Special features

- Measurement of the LIN master baudrate via Timer2
- LIN can be used as input/output with SFR bits
- TxD timeout feature (optional, on by default)

Operation mode features

- LIN Sleep mode (LSLM)
- LIN Receive-Only mode (LROM)
- LIN Normal mode (LNM)
- High voltage input/output mode (LHVIO)

Supported baud rates

- Mode for transmission with up to 10.4 kilobaud
- Mode for transmission with up to 20 kilobaud
- Mode for transmission with up to 40 kilobaud
- Mode for transmission with up to 115.2 kilobaud

Slope mode features

- Normal Slope mode (20 kbit/s)
- Low Slope mode (10.4 kbit/s)
- Flash mode (115.2 kbit/s)

Wake-up features

- LIN bus wake-up

LIN transceiver

20.2 Introduction

The LIN module is a transceiver for the Local Interconnect Network (LIN), compliant with the LIN2.2 standard and backward-compatible with LIN1.3, LIN2.0 and LIN2.1. It operates as a bus driver between the protocol controller and the physical network. The LIN bus is a single-wire, bidirectional bus typically used for in-vehicle networks, using baud rates between 2.4 kilobaud and 20 kilobaud. Additionally, baud rates up to 115.2 kilobaud are implemented.

The LIN module offers several different operation modes, including a LIN Sleep mode and the LIN Normal mode. The integrated slope control allows using several data transmission rates with optimized EMC performance. For data transfer at the end of line, a Flash mode up to 115.2 kilobaud is implemented. In specific conditions, this Flash mode supports data rates of up to 250 kbit/s. (In production environments, in point-to-point communications with reduced wire lengths and limited supply voltages.).

20.2.1 Block diagram




Figure 23 LIN transceiver block diagram

21 High-speed synchronous serial interface (SSC1/SSC2)

21.1 Features

- Master and Slave mode operation
 - Full-duplex or half-duplex operation
- Transmit- and receive-buffered
- Flexible data format
 - Programmable number of data bits: 2 to 16 bits
 - Programmable shift direction: least significant bit (LSB) or most significant bit (MSB) shift first
 - Programmable clock polarity: idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
 - On a “transmitter empty” condition
 - On a “receiver full” condition
 - On an error condition (receive, phase, baud rate, or transmission error)

High-speed synchronous serial interface (SSC1/SSC2)

21.2 Introduction

The high-speed synchronous serial interface (SSC) supports both full-duplex and half-duplex serial synchronous communication. The serial clock signal can be generated by the SSC internally (Master mode), using its own 16-bit baud rate generator, or can be received from an external master (Slave mode). Data width, shift direction, clock polarity, and phase are programmable. This allows communication with SPI-compatible devices as well as devices using other synchronous serial interfaces.

Data is transmitted or received on the TXD and RXD lines, which are normally connected to the MTSR (Master Transmit, Slave Receive) and MRST (Master Receive, Slave Transmit) pins. The clock signal is output via the MS_CLK (Master Serial Shift Clock) line or input via the SS_CLK (Slave Serial Shift Clock) line. Both lines are normally connected to the SCLK pin. Transmission and reception of data are double-buffered.

21.2.1 Block diagram

Figure 24 shows all functionally relevant interfaces associated with the SSC kernel.




Figure 24 SSC interface diagram

Measurement unit

22 Measurement unit

22.1 Features

- 1 x 8-bit ADC with 10 inputs. Attenuators allow measuring high-voltage input signals.
- Supply voltage attenuators for attenuating **VS**, **VDDP** and **VDDC**.
- VBG monitoring of the 8-bit ADC to guarantee functional safety requirements.
- Bridge driver diagnosis measurement (VDH, VCP).
- Temperature sensor for monitoring the chip temperature and PMU regulator temperature.
- BEMF comparators for triggering commutation in BLDC applications.
- Supplement block with reference voltage generation, bias current generation, voltage buffer for NVM reference voltage, voltage buffer for analog module reference voltage, and a test interface.

22.2 Introduction

The measurement unit is a functional unit that comprises the following submodules:

Table 13 Measurement functions and associated modules

Module name	Module	Functions
Central function unit	Bandgap reference circuit	The bandgap reference submodule provides two reference voltages: 1. A trimmable reference voltage for the 8-bit ADC. A local dedicated bandgap circuit ensures that the reference voltage does not drop, e.g., because of crosstalk or ground voltage shift. 2. The reference voltage for the NVM module.
8-bit ADC (ADC2)	8-bit ADC module with 10 multiplexed inputs and including high-voltage input attenuators	• 5 high-voltage inputs supporting the full supply range (2.5 V...30.7 V(FS)) • 2 medium-voltage inputs (0..5 V/7 V FS). • 3 low-voltage inputs (0..1.2 V/1.6 V FS) (See the following figure for the allocation of the inputs).
10-bit ADC (ADC1)	10-bit ADC module with 8 multiplexed inputs	Five (5 V) analog inputs from port 2.x.
14 Bit ADCs (ADC3, ADC4)	14 Bit Sigma Delta ADC module	Two differential analog inputs from Port 2.x
VDH input voltage attenuator	VDH input voltage attenuator	Scales down V(VDH) to the input voltage range of ADC1.CH6.

Measurement unit**Table 13** **Measurement functions and associated modules** (cont'd)

Module name	Module	Functions
Temperature sensor	Temperature sensor with two multiplexed sensing elements: • Sensor located on the PMU • Sensor located on the central chip	Generates an output voltage that is a linear function of the local chip (junction) temperature.
BEMF comparators	Back electromotive force comparators	Comparators are used to detect the back electromotive force (zero-crossing event), which can be used as a commutation trigger for BLDC applications.
Core measurement module	Digital signal processing and ADC2 control unit	1. Generates the control signal for the 8-bit ADC2 and the synchronous clock for the switched capacitor circuits. 2. Performs digital signal processing functions and provides status outputs for interrupt generation.

Measurement unit

22.2.1 Block diagram




Figure 25 Measurement unit, overview

Measurement unit

22.2.1.1 BEMF comparator block diagram




Figure 26 BEMF comparator (applies to each of the three comparators)

23 Measurement core module (incl. ADC2)

23.1 Features

- 10 individually programmable channels, split into two groups of user-configurable and non-configurable channels, respectively.
- Individually programmable channel prioritization scheme for the measurement unit.
- Two independent filter stages with programmable low-pass and time filter characteristics for each channel.
- Two channel configurations:
 - Programmable upper- and lower trigger thresholds comprising a fully programmable hysteresis.
 - Two individually programmable trigger thresholds with limit hysteresis settings.
- Individually programmable interrupts and statuses for all channel thresholds.

23.2 Introduction

The basic function of this block is the digital postprocessing of several digitized analog measurement signals by filtering, level comparison, and interrupt generation. The measurement postprocessing block consists of ten identical channel units attached to the outputs of the 10-channel 8-bit ADC (ADC2). It processes ten channels, where the channel sequence and prioritization is programmable within a wide range.

23.2.1 Block diagram




Figure 27 Module block diagram

Measurement core module (incl. ADC2)**23.2.2 Measurement core module mode overview**

The basic function of this unit is the digital signal processing of several digitized analog measurement signals by filtering, level comparison, and interrupt generation. The measurement core module processes ten channels in a quasi-parallel process.

As shown in the figure above, the ADC2 postprocessing unit consists of a channel controller (sequencer), a 10-channel demultiplexer, and the signal-processing block, which filters and compares the sampled ADC2 values for each channel individually. The channel control block controls the multiplexer sequencing on the analog side, before the ADC2, and in the digital domain, behind the ADC2. The channel sequence can be controlled in a flexible way, which allows a certain degree of channel prioritization.

This capability can be used, e.g., to give supply voltage channels a higher priority than the other channel measurements. In addition, the measurement core module offers two different postprocessing measurement modes for over- and undervoltage detection and for two-level threshold detection.

The channel controller (sequencer) runs in one of the following modes:

- Normal Sequencer: Channels are selected according to the 10 sequence registers which contain individual enablers for each of the 10 channels.
- Exceptional Interrupt Measurement: Following a hardware event, a high-priority channel is inserted into the current sequence. The current actual measurement is not destroyed.
- Exceptional Sequence Measurement: Following a hardware event, a complete sequence is inserted after the current measurement is finished. The current sequence is interrupted by the exception sequence.

24 10-bit analog-to-digital converter (ADC1)

24.1 Features

The principal features of the ADC1 are:

- Up to 8 analog input channels.
- Flexible results handling
 - 10-bit resolution.
- Flexible source selection due to sequencer:
 - Insert one exceptional sequence (ESM).
 - Insert an interrupt measurement into the current sequence (EIM), single or up to 128 times.
 - Software mode.
- Conversion sample time (separate for each channel) adjustable to adapt to sensors and reference.
- Standard external reference (VAREF) to support ratiometric measurements and different signal scales.
- DMA support, transfer ADC conversion results via DMA into RAM.
- Support of suspended and power-saving modes.
- Result data protection for slow CPU access (Wait-for-Read mode).
- Programmable clock divider.
- Integrated sample and hold circuitry.

24.2 Introduction

The TLE9879-2QXA40 includes a high-performance 10-bit analog-to-digital converter (ADC1) with eight multiplexed analog input channels. The ADC1 uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC1 are available at AN0 and AN2 to AN5.

10-bit analog-to-digital converter (ADC1)

24.2.1 Block diagram




Figure 28 ADC1 top-level block diagram

As shown in the figure above, the ADC1 postprocessing block consists of a channel controller (Sequencer) and an 8-channel demultiplexer. The channel control block controls the multiplexer sequencing on the analog side, before the ADC1, and in the digital domain, behind the ADC1. The channel sequence can be controlled in a flexible way, which allows a certain degree of channel prioritization.

This capability can be used, e.g., to give supply voltage channels a higher priority than the other channel measurements.

14-Bit Sigma Delta ADC (ADC3 / ADC4)

25 14-Bit Sigma Delta ADC (ADC3 / ADC4)

25.1 Features

Module features:

- Full differential capacitive input
- 14 bit resolution
- Full differential scale: $V_{\text{diff,lin}}$
- Extended differential input range with reduced accuracy: $V_{\text{diff,nonlin}}$
- Sampling frequency: $f_{\text{ADC3/4}}$
- Programmable oversampling ratio: OSR
- High supply rejection ratio
- Internal clock jittering

25.2 Functional description

The 2 integrated 14 Bit Sigma Delta ADCs are building a Sensor Interface for an external AMR / GMR Sensor. The application configuration is shown below.




Figure 29 Application of integrated Sigma Delta ADCs

14-Bit Sigma Delta ADC (ADC3 / ADC4)

25.2.1 Input voltage range of SDADC




Figure 30 Input voltage range

High-voltage monitor input

26 High-voltage monitor input

26.1 Features

- High-voltage input with V_{MONth} threshold voltage
- Integrated selectable pull-up and pull-down current sources
- Wake capability for power-saving modes
- Level change sensitivity configurable for transitions from low to high, high to low, or both directions

26.2 Introduction

This module is dedicated to monitor external voltage levels above or below a specified threshold or it can be used to detect a wake-up event at the high-voltage MON pin in low-power mode. The input level can be monitored if the module is enabled (PMU_MON_CNF).

To use the Wake function when the IC is in a low-power mode, the monitoring pin is switched to Sleep mode via the SFR bit EN.

26.2.1 Block diagram




Figure 31 High-voltage monitor input block diagram

27 Bridge driver (incl. charge pump)

27.1 Features

The MOSFET driver is intended to drive external normal-level NFET transistors in bridge configurations. The driver provides many diagnostic functions for detecting faults.

Functional features

- External power NFET transistor driver stage with driver capability of $Q_{\text{tot_max}}$.
- Adjustable cross-conduction protection.
- Supply voltage (VSD) monitoring incl. adjustable over- and undervoltage shutdown with configurable interrupt signalling.
- VSD operating range: $V_{\text{SD_AM}}$.
- VDS comparators for short-circuit-detection in both on- and off-states.
- Open-load detection in the off-state.
- Flexible PWM frequency range. Rates above 25 kHz require power dissipation and duty-cycle resolution analysis.

27.2 Introduction

The MOSFET driver stage can be used for controlling external power NFET transistors (normal level). The module output is controlled by the SFR or the System PWM Machine (CCU6).

Bridge driver (incl. charge pump)

27.2.1 Block diagram




Figure 32 Bridge driver module block diagram (incl. system connections)

27.2.2 General

Protection functions

- Overcurrent detection and shutdown feature for external MOSFET based on drain-source measurements.
- Programmable minimum cross-current protection time.
- Open-load detection feature in the off-state for external MOSFET.

28 Current sense amplifier

28.1 Features

Main features

- Programmable gain settings: G
- Differential input voltage: V_{IX}
- Wide common-mode input range: V_{CM}
- Low setting time: T_{SET}

28.2 Introduction

The current sense amplifier in the following figure can be used to measure near-ground differential voltages via the 10-bit ADC. Its gain is digitally programmable through internal control registers.

Linear calibration has to be applied to achieve high gain accuracy, e.g., end-of-line calibration using the shunt resistor.

The following figure shows how the current sense amplifier can be used as a low-side current sense amplifier where the motor current is converted to a voltage by means of a shunt resistor R_{SH} . A differential amplifier input is used to eliminate measurement errors caused by a voltage drop across the stray resistance R_{Stray} and differences between the external and internal grounds. If the voltage at one or both inputs is outside the operating range, the input circuit is overloaded and requires a certain specified **recovery time**.

In general, an external low-pass filter should suppress of EMI.

Current sense amplifier

28.2.1 Block diagram




Figure 33 Current sense amplifier block diagram


Application information

29 Application information

29.1 BLDC driver

The following figure shows the TLE9879-2QXA40 in an electric drive application setup controlling a BLDC motor.

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition, or quality of the device.



Application information

Table 14 External components (BOM)

Symbol	Function	Component
C_{VS1}	Blocking capacitor at VS pin	≥ 100 nF ceramic, ESR < 1 Ω
C_{VS2}	Blocking capacitor at VS pin	> 2.2 μ F Elco ¹⁾
C_{VDDP}	Blocking capacitor at VDDP pin	See P_2.1.2 and P_2.1.20
C_{VDD_EXT}	Blocking capacitor at VDDEXT pin	See P_2.3.22 and P_2.3.20
C_{VDDC}	Blocking capacitor at VDDC pin	See P_2.2.1 and P_2.2.17
C_{VAREF}	Blocking capacitor at VAREF pin	See P_9.1.1
C_{LIN}	Standard C for LIN slave	220 pF
C_{VSD}	Filter C for charge pump end driver	1 μ F
C_{CPS1}	Charge pump capacitor	220 nF
C_{CP2S}	Charge pump capacitor	220 nF
C_{VCP}	Charge pump capacitor	470 nF
C_{MON}	Filter C for ISO pulses	10 nF
C_{VDH}	Capacitor	3.3 nF
C_{PH1}	Capacitor	220 μ F
C_{PH2}	Capacitor	220 μ F
C_{PH3}	Capacitor	220 μ F
$C_{OPAFILT}$	Capacitor	1 nF
C_{EMCP1}	Capacitor	1 nF
C_{EMCP2}	Capacitor	1 nF
C_{EMCP3}	Capacitor	1 nF
C_{PFILT1}, C_{PFILT2}	Capacitor	Application specific
R_{MON}	Resistor at MON pin	3.9 k Ω
R_{VSD}	Limitation of reverse current due to transient (-2 V, 8 ms). Max. ratings of the VSD pin has to be met, alternatively the resistor shall be replaced by a diode	2 Ω
R_{VDH}	Resistor	1 k Ω
R_{GATE}	Resistor	2 Ω
$R_{OPAFILT}$	Resistor	12 Ω
R_{SH1}	Resistor	Optional
R_{SH2}	Resistor	Optional
R_{SH3}	Resistor	Optional
L_{PFILT}		–
D_{VS}	Reverse-polarity protection diode	–

1) The capacitor must be dimensioned so as to ensure that operations which modify the content of the flash are never interrupted (e.g., in case of power loss).

Application information

29.2 ESD immunity according to IEC61000-4-2

Note: Tests for ESD immunity according to IEC61000-4-2 “gun test” (150 pF, 330 Ω) have been performed. The results and test conditions will be available in a test report.

Table 15 ESD “gun test”

Performed test	Result	Unit	Remarks
ESD at pin LIN, versus GND ¹⁾	> 6	kV	Positive pulse
ESD at pin LIN, versus GND ¹⁾	< -6	kV	Negative pulse

1) ESD test “ESD GUN” is specified with external components; see application diagram:
 $C_{MON} = 100\text{ nF}$, $R_{MON} = 1\text{ k}\Omega$, $C_{LIN} = 220\text{ pF}$, $C_{VS} = > 20\text{ }\mu\text{F ELCO} + 100\text{ nF ESR} < 1\text{ }\Omega$, $C_{VSD} = 1\text{ }\mu\text{F}$, $R_{VSD} = 2\text{ }\Omega$.

Electrical characteristics

30 Electrical characteristics

This chapter includes all relevant electrical characteristics of the product TLE9879-2QXA40.

30.1 General characteristics

30.1.1 Absolute maximum ratings

Table 16 Absolute maximum ratings¹⁾

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltages – supply pins							
Supply voltage VS	VS	-0.3	–	40	V	Load dump	P_1.1.1
Supply voltage VSD	VSD	-0.3	–	48	V	–	P_1.1.2
Supply voltage VSD	VSD_max_extend	-2.8	–	48	V	2) Series resistor RVS​D = 2.2 Ω, t = 8 ms	P_1.1.32
Voltage range VDDP	VDDP	-0.3	–	5.5	V	–	P_1.1.3
Voltage range VDDP	VDDP_max_extend	-0.3	–	7	V	In case of voltage transients on VS with ΔVS/Δt ≥ 1 V/μs; duration: t ≤ 150 μs; CVD​DP ≤ 570 nF	P_1.1.41
Voltage range VDDEXT	VDDEXT	-0.3	–	5.5	V	–	P_1.1.4
Voltage range VDDEXT	VDDEXT_max_extend	-0.3	–	7	V	In case of voltage transients on VS with ΔVS/Δt ≥ 1 V/μs; duration: t ≤ 150 μs; CVD​DEXT ≤ 570 nF	P_1.1.42
Voltage range VDDC	VDDC	-0.3	–	1.6	V	–	P_1.1.5
Voltages – high-voltage pins							
Input voltage at LIN	VLIN	-28	–	40	V	–	P_1.1.7
Input voltage at MON	VMON_maxrate	-28	–	40	V	3)	P_1.1.8
Input voltage at VDH	VVDH_maxrate	-2.8	–	40	V	4)	P_1.1.38
Voltage range at GHx	VGH	-8.0	–	48	V	5)	P_1.1.9
Voltage range at GHx vs. SHx	VGHvsSH	-0.3	–	14	V	–	P_1.1.44
Voltage range at SHx	VSH	-8.0	–	48	V	–	P_1.1.11
Voltage range at SL	VSL	-8.0	–	48	V	–	P_1.1.48
Voltage range at GLx	VGL	-8.0	–	48	V	6)	P_1.1.13
Voltage range at GLx vs. SL	VGLvsSL	-0.3	–	14	V	–	P_1.1.45

Electrical characteristics

Table 16 Absolute maximum ratings¹⁾ (cont'd)

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltage range at charge pump pins CP1H, CP1L, CP2H, CP2L, VCP	V_{CPx}	-0.3	–	48	V	⁷⁾	P_1.1.15
Voltages – GPIOs							
Voltage on any port pin	V_{in}	-0.3	–	$V_{DDP} + 0.3$	V	⁸⁾ $V_{IN} < V_{DDPmax}$	P_1.1.16
Current at VCP pin							
Max. current at VCP pin	I_{VCP}	-15	–	–	mA	–	P_1.1.35
Injection current at GPIOs							
Injection current on any port pin	I_{GPIONM}	-5	–	5	mA	⁹⁾	P_1.1.34
Sum of all injected currents in Normal mode	I_{GPIOAM_sum}	-50	–	50	mA	⁹⁾	P_1.1.30
Sum of all injected currents in Power-down mode (Stop mode)	I_{GPIOPD_sum}	-5000	–	50	μA	⁹⁾	P_1.1.36
Sum of all injected currents in Sleep mode	$I_{GPiOSleep_sum}$	-5	–	5	mA	⁹⁾	P_1.1.37
Other voltages							
Input voltage VAREF	V_{AREF}	-0.3	–	$V_{DDP} + 0.3$	V	–	P_1.1.17
Input voltage OP1, OP2	V_{OAI}	-7	–	7	V	–	P_1.1.23
Temperatures							
Junction temperature	T_j	-40	–	150	$^\circ\text{C}$	–	P_1.1.18
Storage temperature	T_{stg}	-55	–	150	$^\circ\text{C}$	–	P_1.1.19
ESD susceptibility							
ESD susceptibility all pins	V_{ESD1}	-2	–	2	kV	¹⁰⁾ HBM	P_1.1.20
ESD susceptibility pins MON, VS, VSD vs.GND	V_{ESD2}	-4	–	4	kV	¹¹⁾ HBM	P_1.1.21
ESD susceptibility pins LIN vs. GND_LIN	V_{ESD3}	-6	–	6	kV	¹⁰⁾ HBM	P_1.1.22
ESD susceptibility CDM all pins vs. GND	V_{ESD_CDM1}	-500	–	500	V	¹²⁾	P_1.1.28
ESD susceptibility CDM pins 1, 12, 13, 24, 25, 36, 37, 48 (corner pins) vs. GND	V_{ESD_CDM2}	-750	–	750	V	¹²⁾	P_1.1.43

Electrical characteristics

- 1) Not subject to production test, specified by design.
- 2) Conditions and minimum values are derived from application conditions for reverse polarity events.
- 3) The minimum voltage of -28 V applies only with an external 3.9 kΩ series resistor.
- 4) The minimum voltage of -2.8 V applies only with an external 1 kΩ series resistor.
- 5) To achieve the maximum ratings on this pin, the following relationships with parameter P_1.1.44 have to be observed: $V_{GH} < V_{SH} + V_{GHvsSH_min}$ and $V_{SH} < V_{GH} + 0.3 \text{ V}$.
- 6) To achieve the maximum ratings on this pin, the following relationships with parameter P_1.1.45 have to be observed: $V_{GL} < V_{SL} + V_{GLvsSL_min}$ and $V_{SL} < V_{GL} + 0.3 \text{ V}$.
- 7) These limits can be kept if the maximum current drawn out of the pin does not exceed the limit of 200 μA.
- 8) Includes TMS and RESET.
- 9) P_1.1.16 must not be exceeded in the injection current.
- 10) ESD susceptibility based on the HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 kΩ, 100 pF).
- 11) MON with external circuitry of a series resistor with 3.9 kΩ and 10 nF (at connector); VS with an external ceramic capacitor with 100 nF; VSD with an external capacitor with 470 nF; VDH with external circuitry of a series resistor with 1 kΩ and 3.3 nF (at pin).
- 12) ESD susceptibility based on the HBM according to ANSI/ESDA/JEDEC JESD22-C101F.

Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect the reliability of the device.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered to be outside the normal operating range. Protection functions are not designed for continuous repetitive operation.

Electrical characteristics

30.1.2 Functional range

Table 17 Functional range

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Supply voltage in Active mode	V_{S_AM}	5.5	–	28	V	–	P_1.2.1
Extended supply voltage in Active mode	$V_{S_AM_extend}$	28	–	40	V	¹⁾²⁾ Extended supply range leads to parameter deviation.	P_1.2.16
Supply voltage in Active mode for MOSFET driver supply	V_{SD_AM}	5.4	–	28	V	–	P_1.2.18
Extended supply voltage in Active mode for MOSFET driver supply	$V_{SD_AM_extend}$	28	–	32	V	¹⁾²⁾⁴⁾ Extended supply range leads to parameter deviation.	P_1.2.17
Specified supply voltage for LIN transceiver	$V_{S_AM_LIN}$	5.5	–	18	V	Parameter specification.	P_1.2.2
Extended supply voltage for LIN transceiver	$V_{S_AM_LIN}$	4.8	–	28	V	²⁾ Extended supply range leads to parameter deviation.	P_1.2.14
Supply voltage in Active mode with reduced functionality (retaining full operation for microcontroller and flash)	V_{S_AMmin}	3.0	–	5.5	V	³⁾	P_1.2.3
Supply voltage in Sleep mode	V_{S_Sleep}	3.0	–	28	V	–	P_1.2.4
Supply voltage transients slew rate	$\Delta V_S / \Delta t$	-1	–	1	V/ μs	⁴⁾	P_1.2.5
Output sum current for all GPIO pins	$I_{GPIO,sum}$	-50	–	50	mA	⁴⁾	P_1.2.7
Operating frequency	f_{sys}	5	–	40	MHz	⁵⁾	P_1.2.15
Junction temperature	T_j	-40	–	150	$^\circ\text{C}$	–	P_1.2.9

- 1) This operation voltage range is only allowed for a short duration: $t_{max} \leq 400$ ms (continuous operation at this voltage is not allowed), $f_{sys} = 24$ MHz, $I_{VDDP} = 10$ mA, $I_{VDDEXT} = 5$ mA. In addition, the power dissipation caused by the charge pump and the MOSFET driver has to be considered.
- 2) Parameter deviations mean that the electrical parameters of the device may present values outside the range specified within the minimum and maximum values.
- 3) Functionality is reduced (for example, cranking pulse); parameter deviations are possible: The electrical parameters of the device may present values outside the range specified within the minimum and maximum values.
- 4) Not subject to production test, specified by design.
- 5) Function not specified when limits are exceeded.

Electrical characteristics

30.1.3 Current consumption

Table 18 Electrical characteristics

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current consumption at VS pin							
Current consumption in Active mode at VS pin	I_{VS}	–	30	35	mA	¹⁾ f_{sys} = 20 MHz No loads on pins, LIN in recessive state	P_1.3.1
Current consumption in Active mode at VSD pin	I_{VSD}	–	–	40	mA	20 kHz PWM on bridge driver	P_1.3.8
Current consumption in Slow-down mode	I_{SDM_3P}	–	–	35	mA	f_{sys} = 5 MHz; LIN communication running; charge pump on (reverse polarity FET on), external low-side FET static on (Motor Break mode); VDDEXT on; Sensor input read via SDADC and calculate angle ($f_{ADC3/4}$ = 5 MHz); all other modules set to power down; V_S = 13.5 V	P_1.3.19
Current consumption in Sleep mode	I_{Sleep}	–	30	35	μA	²⁾ System in Sleep mode, microcontroller not powered, wake-capable via LIN and MON; MON connected to VS or GND; GPIOs open (no loads) or connected to GND: –40°C ≤ T_j ≤ 85°C; V_S = 5.5 V to 18 V	P_1.3.3
Current consumption in Sleep mode, extended range	I_{Sleep_extend}	–	90	200	μA	²⁾ System in Sleep mode, microcontroller not powered, wake-capable via LIN and MON; MON connected to VS or GND; GPIOs open (no loads) or connected to GND: –40°C ≤ T_j ≤ 150°C; V_S = 5.5 V to 18 V	P_1.3.15
Current consumption in Sleep mode	I_{Sleep}	–	–	33	μA	²⁾ System in Sleep mode, microcontroller not powered, wake-capable via LIN and MON; MON connected to VS or GND; GPIOs open (no loads) or connected to GND: –40°C ≤ T_j ≤ 40°C; V_S = 5.5 V to 18 V	P_1.3.9

Electrical characteristics

Table 18 **Electrical characteristics** (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current consumption in Sleep mode with cyclic wake	I_{Cyclic}	–	–	110	μA	²⁾ $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$; $V_S = 5.5 \text{ V to } 18 \text{ V}$; $t_{\text{Cyclic_ON}} = 4 \text{ ms}$; $t_{\text{Cyclic_OFF}} = 2048 \text{ ms}$	P_1.3.4
Current consumption in Stop mode	I_{Stop}	–	110	160	μA	System in Stop mode, microcontroller not clocked, wake-capable via LIN and MON; MON connected to VS or GND; GPIOs open (no loads) or connected to GND; $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$; $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_1.3.10
Current consumption in Stop mode, extended temperature range 1	$I_{\text{Stop_extend}}$	–	600	1800	μA	System in Stop mode, microcontroller not clocked, wake-capable via LIN and MON; MON connected to VS or GND; GPIOs open (no loads) or connected to GND; $-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$; $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_1.3.20

1) Current on V_S , ADC1/2 active, timer running, LIN active (recessive).

2) Incl. leakage currents from VDH, VSD and MON.

Note: *Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified under the conditions noted in the related electrical characteristics table.*

Electrical characteristics

30.1.4 Thermal resistance

Table 19 Thermal resistance

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Junction to soldering point	R_{thJSP}	–	6	–	K/W	¹⁾ Measured to exposed pad	P_1.4.1
Junction to ambient	R_{thJA}	–	33	–	K/W	¹⁾²⁾	P_1.4.2
Junction to top	$\Psi_{JTOP\ 2s2p}$	–	8	–	K/W	¹⁾²⁾	P_1.4.3

1) Not subject to production test, specified by design.

2) According to Jedec JESD51-2,-5,-7 with natural convection on an FR4 2s2p board. Board: $76.2 \times 114.3 \times 1.5\text{ mm}^3$ with two inner copper layers (35 μm strong), with thermal dissipation via array under the exposed pad contacting the first inner copper layer and 300 mm^2 of cooling area on the bottom layer (70 μm).

30.1.5 Timing characteristics

The transition times between the system modes are specified here. Generally, the timings are defined from the time when the corresponding bits in register PMCON0 are set until the sequence is terminated.

Table 20 System timing¹⁾

$V_S = 5.5\text{ V}$ to 28 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Wake-up time when running on battery	t_{start}	–	–	3	ms	Battery ramp-up time until the start of code execution	P_1.5.6
Wake-up time when running on battery	$t_{startSW}$	–	–	1.5	ms	Battery ramp-up time until the MCU reset is released; $V_S > 3\text{ V}$ and RESET = 1	P_1.5.1
Time to exit sleep	$t_{sleep - exit}$	–	–	1.5	ms	Rising/falling edge of any wake-up signal (LIN, MON) until the MCU reset is released	P_1.5.2
Time to enter sleep	$t_{sleep - entry}$	–	–	330	μs	²⁾	P_1.5.3

1) Not subject to production test, specified by design.

2) Wake events during sleep entry are stored and lead to wake-up after Sleep mode is reached.

Electrical characteristics

30.2 Power management unit (PMU)

This chapter includes all electrical characteristics of the power management unit.

30.2.1 PMU I/O supply (VDDP) parameters

This chapter describes electrical parameters which are observable on the SoC level. The pad-supply VDDP and the transition times between the system modes are specified in the following table.

Table 21 Electrical characteristics

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Specified output current	I_{VDDP}	0	–	50	mA	¹⁾	P_2.1.1
Specified output current	I_{VDDP}	0	–	30	mA	¹⁾²⁾	P_2.1.22
Required decoupling capacitance	C_{VDDP1}	0.47	–	2.2	μF	³⁾⁴⁾⁵⁾ ESR < 1 Ω	P_2.1.2
Required buffer capacitance for stability (load jumps)	C_{VDDP2}	1	–	2.2	μF	³⁾⁴⁾⁵⁾	P_2.1.20
Output voltage including line and load regulation in Active mode	V_{DDPOUT}	4.9	5.0	5.1	V	⁶⁾ $I_{load} < 90 \text{ mA}$; $V_S > 5.5 \text{ V}$	P_2.1.3
Output voltage including line and load regulation in Active mode	V_{DDPOUT}	4.9	5.0	5.1	V	²⁾⁶⁾ $I_{load} < 70 \text{ mA}$; $V_S > 5.5 \text{ V}$	P_2.1.23
Output voltage including line and load regulation in Stop mode	$V_{DDPOUTSTOP}$	4.5	5.0	5.5	V	⁶⁾ I_{load} is only internal; $V_S > 5.5 \text{ V}$	P_2.1.21
Output drop in Active mode	$V_{SVDDPout}$	–	50	400	mV	⁷⁾ $I_{VDDP} = 30 \text{ mA}$; $3.5 \text{ V} < V_S < 5.0 \text{ V}$	P_2.1.4
Load regulation in Active mode	$V_{VDDPLOR}$	-50	–	50	mV	2 mA ... 90 mA; $C = 570 \text{ nF}$	P_2.1.5
Line regulation in Active mode	$V_{VDDPLIR}$	-50	–	50	mV	$V_S = 5.5 \text{ V} \dots 28 \text{ V}$	P_2.1.6
Overvoltage detection	V_{DDPOV}	5.14	–	5.4	V	$V_S > 5.5 \text{ V}$; Overvoltage leads to SUPPLY_NMI	P_2.1.7
Overvoltage detection filter time	t_{FILT_VDDPOV}	–	735	–	μs	³⁾⁸⁾	P_2.1.24
Voltage OK detection threshold	V_{DDPOK}	–	3	–	V	³⁾	P_2.1.25
Voltage stable detection range ⁹⁾	ΔV_{DDPSTB}	-220	–	220	mV	³⁾	P_2.1.26
Undervoltage reset	V_{DDPUV}	2.5	2.6	2.7	V	–	P_2.1.8
Overcurrent diagnostic	I_{VDDPOC}	91	–	220	mA	–	P_2.1.9

Electrical characteristics

Table 21 Electrical characteristics (cont'd)

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Overcurrent diagnostic filter time	$t_{\text{FILT_VDDPOC}}$	–	27	–	μs	3)8)	P_2.1.27
Overcurrent diagnostic shutdown time	$t_{\text{FILT_VDDPOC_SD}}$	–	290	–	μs	3)8)10)	P_2.1.28

1) Specified output current for port supply and additional other external loads, already excluding VDDC current.

2) This use case applies when the output current on VDDEXT does not exceed 40 mA.

3) Not subject to production test, specified by design.

4) Ceramic capacitor.

5) Ranges of P_2.1.2 and P_2.1.20 can be added to one ceramic capacitor with $\text{ESR} < 1\ \Omega$.

6) Load current includes internal supply.

7) Output drop for IVDDP without internal supply current.

8) This filter time is derived from the time base $t_{\text{LP_CLK}} = 1 / f_{\text{LP_CLK}}$.

9) The absolute voltage value is the sum of parameters $V_{\text{DDP}} + \Delta V_{\text{DDPSTB}}$.

10) When $t_{\text{FILT_VDDCOC_SD}}$ is passed and the overcurrent condition is still present, the device will enter Sleep mode.

Electrical characteristics

30.2.2 PMU core supply (VDDC) parameters

This chapter describes electrical parameters which are observable on the SoC level. The core-supply VDDC and the transition times between the system modes are specified in the following table.

Table 22 Electrical characteristics

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Required decoupling capacitance	C_{VDDC1}	0.1	–	1	μF	¹⁾²⁾³⁾ $\text{ESR} < 1 \Omega$	P_2.2.1
Required buffer capacitance for stability (load jumps)	C_{VDDC2}	0.33	–	1	μF	²⁾³⁾	P_2.2.17
Output voltage including line regulation in Active mode	V_{DDCOUT}	1.44	1.5	1.56	V	$I_{\text{load}} < 40 \text{ mA}$	P_2.2.2
Reduced output voltage including line regulation in Stop mode	$V_{DDCOUT_Stop_Red}$	0.95	1.1	1.3	V	With internal VDDC load only: $I_{\text{load_internal}} < 1.5 \text{ mA}$	P_2.2.23
Load regulation in Active mode	V_{DDCLOR}	-50	–	50	mV	2 mA ... 40 mA; $C = 430 \text{ nF}$	P_2.2.3
Line regulation in Active mode	V_{DDCLIR}	-25	–	25	mV	$V_{DDP} = 2.5 \text{ V} \dots 5.5 \text{ V}$	P_2.2.4
Overvoltage detection	V_{DDCOV}	1.59	1.62	1.68	V	Overvoltage leads to SUPPLY_NMI	P_2.2.5
Overvoltage detection filter time	$t_{\text{FILT_VDDCOV}}$	–	735	–	μs	¹⁾⁴⁾	P_2.2.18
Voltage OK detection range ⁵⁾	ΔV_{DDCOK}	-280	–	280	mV	¹⁾	P_2.2.19
Voltage stable detection range ⁶⁾	ΔV_{DDCSTB}	-110	–	110	mV	¹⁾	P_2.2.20
Undervoltage reset	V_{DDVUV}	1.136	1.20	1.264	V	–	P_2.2.6
Overcurrent diagnostic	I_{VDDCOC}	45	–	100	mA	–	P_2.2.7
Overcurrent diagnostic filter time	$t_{\text{FILT_VDDCOC}}$	–	27	–	μs	¹⁾⁴⁾	P_2.2.21
Overcurrent diagnostic shutdown time	$t_{\text{FILT_VDDCOC_SD}}$	–	290	–	μs	¹⁾⁴⁾⁷⁾	P_2.2.22

1) Not subject to production test, specified by design.

2) Ceramic capacitor.

3) Ranges of P_2.2.1 and P_2.2.17 can be added to one ceramic capacitor with $\text{ESR} < 1 \Omega$.

4) This filter time is derived from the time base $t_{\text{LP_CLK}} = 1 / f_{\text{LP_CLK}}$.

5) This absolute voltage value is the sum of parameters $V_{DDC} + \Delta V_{DDCSTB}$.

6) This absolute voltage value is the sum of parameters $V_{DDC} + \Delta V_{DDCOK}$.

7) When $t_{\text{FILT_VDDCOC_SD}}$ is passed and the overcurrent condition is still present the device will enter Sleep mode.

Electrical characteristics

30.2.3 VDDEXT voltage regulator (5.0 V) parameters

Table 23 Electrical characteristics

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Specified output current	I_{VDDEXT}	0	–	20	mA	–	P_2.3.1
Specified output current	I_{VDDEXT}	0	–	40	mA	¹⁾	P_2.3.21
Required decoupling capacitance	$C_{VDDEXT1}$	0.1	–	2.2	μF	²⁾³⁾⁴⁾ ESR < 1 Ω	P_2.3.22
Required buffer capacitance for stability (load jumps)	$C_{VDDEXT2}$	1	–	2.2	μF	²⁾³⁾⁴⁾	P_2.3.20
Output voltage including line and load regulation	V_{DDEXT}	4.9	5.0	5.1	V	⁴⁾ $I_{load} < 20 \text{ mA}$; $V_S > 5.5 \text{ V}$	P_2.3.3
Output voltage including line and load regulation	V_{DDEXT}	4.8	5.0	5.2	V	$I_{load} < 40 \text{ mA}$; $V_S > 5.5 \text{ V}$	P_2.3.23
Output drop in Active mode	$V_S - V_{DDEXT}$	–	50	300	mV	⁴⁾ $I_{load} < 20 \text{ mA}$; $3 \text{ V} < V_S < 5.0 \text{ V}$	P_2.3.4
Output drop in Active mode	$V_S - V_{DDEXT}$	–	–	400	mV	$I_{load} < 40 \text{ mA}$; $3 \text{ V} < V_S < 5.0 \text{ V}$	P_2.3.14
Load regulation in Active mode	$V_{DDEXTLOR}$	-50	–	50	mV	2 mA ... 40 mA; $C = 200 \text{ nF}$	P_2.3.5
Line regulation in Active mode	$V_{VDDEXTLIR}$	-50	–	50	mV	$V_S = 5.5 \text{ V} \dots 28 \text{ V}$	P_2.3.6
Power supply ripple rejection in Active mode	$P_{SSRVDDEXT}$	50	–	–	dB	⁴⁾ $V_S = 13.5 \text{ V}$; $f = 0 \text{ kHz} \dots 1 \text{ kHz}$; $V_r = 2 \text{ Vpp}$	P_2.3.7
Overvoltage detection	$V_{VDDEXTOV}$	5.18	–	5.4	V	$V_S > 5.5 \text{ V}$	P_2.3.8
Overvoltage detection filter time	$t_{FILT_VDDEXTOV}$	–	735	–	μs	⁴⁾⁵⁾	P_2.3.24
Voltage OK detection threshold	$V_{VDDEXTOK}$	–	3	–	V	⁴⁾	P_2.3.25
Voltage stable detection range ⁶⁾	$\Delta V_{VDDEXTSTB}$	-220	–	220	mV	⁴⁾	P_2.3.26
Undervoltage trigger	$V_{VDDEXTUV}$	2.6	2.8	3.0	V	⁷⁾	P_2.3.9
Overcurrent diagnostic	$I_{VDDEXTOC}$	50	–	160	mA	–	P_2.3.10
Overcurrent diagnostic filter time	$t_{FILT_VDDEXTOC}$	–	27	–	μs	⁴⁾⁵⁾	P_2.3.27
Overcurrent diagnostic shutdown time	$t_{FILT_VDDEXTOC_SD}$	–	290	–	μs	⁴⁾⁵⁾	P_2.3.28

1) This use case requires the reduced utilization of VDDP output current by 20 mA, see P_2.1.22.

2) Ceramic capacitor.

3) Ranges of P_2.3.22 and P_2.3.20 can be added to one ceramic capacitor with ESR < 1 Ω.

4) Not subject to production test, specified by design.

5) This filter time is derived from the time base $t_{LP_CLK} = 1 / f_{LP_CLK}$.

6) The absolute voltage value is the sum of parameters $V_{DDEXT} + \Delta V_{DDEXTSTB}$.

7) When the undervoltage condition is met, the VDDEXT_CTRL.bit.SHORT bit is set.

Electrical characteristics

30.2.4 VPRE voltage regulator (PMU subblock) parameters

The PMU VPRE regulator acts as a supply for the VDDP and VDDEXT voltage regulators.

Table 24 Functional range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Specified output current	I_{VPRE}	–	–	110	mA	1)	P_2.4.1

1) Not subject to production test, specified by design.

30.2.4.1 Load-sharing scenario for the VPRE regulator

The figure below shows the load-sharing scenario for VPRE regulator.




Figure 35 Load-sharing scenario for the VPRE regulator

Electrical characteristics

30.2.5 Power-down voltage regulator (PMU subblock) parameters

The PMU power-down voltage regulator consists of two subblocks:

- Power-down preregulator: VDD5VPD
- Power-down core regulator: VDD1V5_PD (Supply used for the GPUDATAx registers)

Both regulators are used as purely internal supplies. The following table contains all relevant parameters.

Table 25 Functional range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
VDD1V5_PD							
Power-on reset threshold	V _{DD1V5_PD_RSTTH}	1.2	–	1.5	V	1)	P_2.5.1

1) Not subject to production test, specified by design.

Electrical characteristics

30.3 System clocks

30.3.1 Parameters of oscillators and PLLs

Table 26 Electrical characteristics of the system clocks

$V_S = 5.5\text{ V}$ to 28 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
PMU oscillators (power management unit)							
Frequency of LP_CLK	f_{LP_CLK}	14	18	22	MHz	This clock is used during startup and can be used when the PLL fails.	P_3.1.1
Frequency of LP_CLK2	f_{LP_CLK2}	70	100	130	kHz	This clock is used for cyclic wakes.	P_3.1.2
CGU oscillator (clock generation unit microcontroller)							
Short-term frequency deviation ¹⁾	f_{TRIMST}	-0.4	–	0.4	%	²⁾³⁾ Within any 10 ms, e.g., after synchronization to a LIN frame. (The PLL settings must not change in these 10 ms.)	P_3.1.3
Absolute accuracy	$f_{TRIMABSA}$	-1.5	–	1.5	%	Including temperature and lifetime deviation	P_3.1.4
CGU-OSC start-up time	t_{OSC}	–	–	10	μs	³⁾ Start-up time OSC from Sleep mode, power supply stable	P_3.1.5
PLL (clock generation unit microcontroller) ³⁾							
VCO frequency range mode 0	f_{VCO-0}	48	–	112	MHz	VCOSEL = “0”	P_3.1.6
VCO frequency range mode 1	f_{VCO-1}	96	–	160	MHz	VCOSEL = “1”	P_3.1.7
Input frequency range	f_{OSC}	4	–	16	MHz	–	P_3.1.8
Output frequency range	f_{PLL}	0.04687	–	80	MHz	–	P_3.1.10
Free-running frequency mode 0	$f_{VCOfree_0}$	–	–	38	MHz	VCOSEL = “0”	P_3.1.11
Free-running frequency mode 1	$f_{VCOfree_1}$	–	–	76	MHz	VCOSEL = “1”	P_3.1.12
Input clock high/low time	$t_{high/low}$	10	–	–	ns	–	P_3.1.13
Peak period jitter	t_{jp}	-500	–	500	ps	⁴⁾ For K = 1	P_3.1.14
Accumulated jitter	jacc	–	–	5	ns	⁴⁾ For K = 1	P_3.1.15
Lock-in time	t_L	–	–	200	μs	–	P_3.1.16

Electrical characteristics

- 1) The typical oscillator frequency is 5 MHz.
- 2) $V_{DDC} = 1.5\text{ V}$, $T_j = 25^\circ\text{C}$.
- 3) Not subject to production test, specified by design.
- 4) This parameter is valid for PLL operation with an external clock source and thus reflects the real PLL performance.

Electrical characteristics

30.4 Flash memory

This chapter includes the parameters for the 128 kByte embedded flash module.

30.4.1 Flash parameters

Table 27 Flash characteristics¹⁾

$V_S = 3.0\text{ V}$ to 28 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Programming time per 128 byte page	t_{PR}	–	3 ²⁾	3.5	ms	³⁾ $3\text{ V} \leq V_S \leq 28\text{ V}$	P_4.1.1
Erase time per sector or page	t_{ER}	–	4 ²⁾	4.5	ms	³⁾ $3\text{ V} \leq V_S \leq 28\text{ V}$	P_4.1.2
Data retention time	t_{RET}	20	–	–	year	1,000 erase/program cycles	P_4.1.3
Data retention time	t_{RET}	50	–	–	year	⁴⁾ 1,000 erase/program cycles $T_j = 30^\circ\text{C}$	P_4.1.9
Flash erase endurance for pages in user sectors	N_{ER}	30	–	–	kilocycles	Data retention time 5 years	P_4.1.4
Flash erase endurance for security pages	N_{SEC}	10	–	–	cycles	⁵⁾ Data retention time 20 years	P_4.1.5
Drain disturb limit	N_{DD}	32	–	–	kilocycles	⁶⁾	P_4.1.6

1) Not subject to production test, specified by design.

2) Programming and erase times depend on the internal flash clock source. The control state machine needs a few system clock cycles. The requirement is only relevant for extremely low system frequencies.

3) While the flash memory is being programmed or erased, flash read operation is not possible to be performed.

4) Determined by extrapolating of lifetime tests.

5) $T_j = 25^\circ\text{C}$.

6) This parameter limits the number of subsequent programming operations within a physical sector without a given page in this sector being (re-)programmed. The drain disturb limit is applicable if wordline erase is used repeatedly. For normal sector erase/program cycles, this limit will not be violated. For data sectors, the integrated EEPROM emulation firmware routines handle this limit automatically. For wordline erases in code sectors (without EEPROM emulation), it is recommended to execute a software-based refresh, which use the integrated NVMBRNG random number generator to statistically start a refresh.

Electrical characteristics

30.5 Parallel ports (GPIO)

30.5.1 Description of the keep and force currents




Figure 36 Pull-up/down device




Figure 37 Pull-up keep and force currents




Figure 38 Pull-down keep and force currents

Electrical characteristics

30.5.2 DC parameters of port 0, port 1, TMS, and reset

Note: Operating conditions apply.
Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the maximum allowed current that can be taken out of VDDP.

Table 28 Current limits for port output drivers¹⁾

Port output driver mode	Maximum output current (I_{OLmax} - I_{OHmax})		Maximum output current (I_{OLnom} - I_{OHnom})		Number
	$V_{DDP} \geq 4.5 \text{ V}$	$2.6 \text{ V} < V_{DDP} < 4.5 \text{ V}$	$V_{DDP} \geq 4.5 \text{ V}$	$2.6 \text{ V} < V_{DDP} < 4.5 \text{ V}$	
Strong driver ²⁾	5 mA	3 mA	1.6 mA	1.0 mA	P_5.1.15
Medium driver ³⁾	3 mA	1.8 mA	1.0 mA	0.8 mA	P_5.1.1
Weak driver ³⁾	0.5 mA	0.3 mA	0.25 mA	0.15 mA	P_5.1.2

- 1) Not subject to production test, specified by design.
2) Not available for port pins P0.4, P1.0, P1.1, and P1.2.
3) All P0.x and P1.x pins.

Table 29 DC characteristics of port 0, port 1, TMS, and reset

$V_S = 5.5 \text{ V}$ to 28 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input hysteresis	HYS_{P0_P1}	$0.11 \times V_{DDP}$	–	–	V	¹⁾ Series resistance = 0Ω ; $4.5 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$	P_5.1.5
Input hysteresis	$HYS_{P0_P1_extend}$	–	$0.09 \times V_{DDP}$	–	V	¹⁾ Series resistance = 0Ω ; $2.6 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$	P_5.1.16
Input low voltage	V_{IL}	-0.3	–	$0.3 \times V_{DDP}$	V	²⁾ $4.5 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$	P_5.1.3
Input low voltage	V_{IL_extend}	-0.3	$0.42 \times V_{DDP}$	–	V	¹⁾ $2.6 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$	P_5.1.17
Input high voltage	V_{IH}	$0.7 \times V_{DDP}$	–	$V_{DDP} + 0.3$	V	²⁾ $4.5 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$	P_5.1.4
Input high voltage	V_{IH_extend}	–	$0.52 \times V_{DDP}$	$V_{DDP} + 0.3$	V	¹⁾ $2.6 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$	P_5.1.18
Output low voltage	V_{OL}	–	–	1.0	V	³⁾⁴⁾ $I_{OL} \leq I_{OLmax}$	P_5.1.6
Output low voltage	V_{OL}	–	–	0.4	V	³⁾⁵⁾ $I_{OL} \leq I_{OLnom}$	P_5.1.7
Output high voltage	V_{OH}	$V_{DDP} - 1.0$	–	–	V	³⁾⁴⁾ $I_{OH} \geq I_{OHmax}$	P_5.1.8
Output high voltage	V_{OH}	$V_{DDP} - 0.4$	–	–	V	³⁾⁵⁾ $I_{OH} \geq I_{OHnom}$	P_5.1.9
Input leakage current	$I_{OZ_extend1}$	-500	–	500	nA	$-40^\circ\text{C} \leq T_j \leq 25^\circ\text{C}$, $0.45 \text{ V} < V_{IN} < V_{DDP}$	P_5.1.20
Input leakage current	I_{OZ1}	-5	–	5	μA	⁶⁾ $25^\circ\text{C} < T_j \leq 85^\circ\text{C}$, $0.45 \text{ V} < V_{IN} < V_{DDP}$	P_5.1.10
Input leakage current	$I_{OZ_extend2}$	-15	–	15	μA	$85^\circ\text{C} < T_j \leq 150^\circ\text{C}$, $0.45 \text{ V} < V_{IN} < V_{DDP}$	P_5.1.11

Electrical characteristics

Table 29 DC characteristics of port 0, port 1, TMS, and reset (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Pull level keep current	I_{PLK}	-200	–	200	μA	⁷⁾ $V_{PIN} \geq V_{IH}$ (up) $V_{PIN} \leq V_{IL}$ (down)	P_5.1.12
Pull level force current	I_{PLF}	-1.5	–	1.5	mA	⁷⁾ $V_{PIN} \leq V_{IL}$ (up) $V_{PIN} \geq V_{IH}$ (down)	P_5.1.13
Pin capacitance	C_{IO}	–	–	10	pF	¹⁾	P_5.1.14

Reset pin timing

Reset pin input filter time	t_{filt_RESET}	–	5	–	μs	¹⁾	P_5.1.19
-----------------------------	-------------------	---	---	---	---------------	---------------	----------

- 1) Not subject to production test, specified by design.
- 2) Tested at $V_{DDP} = 5 \text{ V}$, specified for $4.5 \text{ V} < V_{DDP} < 5.5 \text{ V}$.
- 3) The maximum deliverable output current of a port driver depends on the selected output driver mode. The limit for pin groups must be respected.
- 4) Tested at $4.9 \text{ V} < V_{DDP} < 5.1 \text{ V}$, $I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$, specified for $4.5 \text{ V} < V_{DDP} < 5.5 \text{ V}$.
- 5) As a rule, with decreasing output current the output levels approach the respective supply level ($V_{OL} \rightarrow GND$, $V_{OH} \rightarrow V_{DDP}$). Tested at $4.9 \text{ V} < V_{DDP} < 5.1 \text{ V}$, $I_{OL} = 1 \text{ mA}$, $I_{OH} = -1 \text{ mA}$.
- 6) The given values are worst-case values. In production tests, this leakage current is only tested at 150°C ; other values are ensured by correlation. For derating, please refer to the following descriptions:
 Leakage derating depending on temperature (T_j = junction temperature [$^\circ\text{C}$]):
 $I_{OZ} = 0.05 \times e^{(1.5 + 0.028 \times T_j)} [\mu\text{A}]$. For example, at a temperature of 95°C , the resulting leakage current is $3.2 \mu\text{A}$.
 Leakage derating depending on the voltage level ($DV = V_{DDP} - V_{PIN} [\text{V}]$):
 $I_{OZ} = I_{OZtempmax} - (1.6 \times DV) [\mu\text{A}]$
 This voltage derating formula is an approximation which applies for the maximum temperature.
- 7) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level: $V_{PIN} \geq V_{IH}$ for a pull-up; $V_{PIN} \leq V_{IL}$ for a pull-down.
 Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device: $V_{PIN} \leq V_{IL}$ for a pull-up; $V_{PIN} \geq V_{IH}$ for a pull-down.
 These values apply to the fixed pull devices in dedicated pins and to the user-selectable pull devices in general-purpose IO pins.

Electrical characteristics

30.5.3 DC parameters of port 2

These parameters apply to the IO voltage range $4.5 \text{ V} \leq V_{\text{DDP}} \leq 5.5 \text{ V}$.

Note: Operating conditions apply.

Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

Table 30 DC characteristics of port 2

$V_{\text{S}} = 5.5 \text{ V}$ to 28 V , $T_{\text{j}} = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input low voltage	V_{IL}	-0.3	–	$0.3 \times V_{\text{DDP}}$	V	¹⁾ $4.5 \text{ V} \leq V_{\text{DDP}} \leq 5.5 \text{ V}$	P_5.2.1
Input low voltage	$V_{\text{IL_extend}}$	-0.3	$0.42 \times V_{\text{DDP}}$	–	V	²⁾ $2.6 \text{ V} \leq V_{\text{DDP}} \leq 4.5 \text{ V}$	P_5.2.10
Input high voltage	V_{IH}	$0.7 \times V_{\text{DDP}}$	–	$V_{\text{DDP}} + 0.3$	V	¹⁾ $4.5 \text{ V} \leq V_{\text{DDP}} \leq 5.5 \text{ V}$	P_5.2.2
Input high voltage	$V_{\text{IH_extend}}$	–	$0.52 \times V_{\text{DDP}}$	$V_{\text{DDP}} + 0.3$	V	²⁾ $2.6 \text{ V} \leq V_{\text{DDP}} \leq 4.5 \text{ V}$	P_5.2.11
Input hysteresis	HYS_{P2}	$0.11 \times V_{\text{DDP}}$	–	–	V	²⁾ Series resistance = 0Ω ; $4.5 \text{ V} \leq V_{\text{DDP}} \leq 5.5 \text{ V}$	P_5.2.3
Input hysteresis	$HYS_{\text{P2_extend}}$	–	$0.09 \times V_{\text{DDP}}$	–	V	²⁾ Series resistance = 0Ω ; $2.6 \text{ V} \leq V_{\text{DDP}} < 4.5 \text{ V}$	P_5.2.12
Input leakage current	I_{OZ2}	-400	–	400	nA	$T_{\text{j}} \leq 85^{\circ}\text{C}$, $0 \text{ V} < V_{\text{IN}} < V_{\text{DDP}}$	P_5.2.4
Pull-level keep current	I_{PLK}	-30	–	30	μA	³⁾ $V_{\text{PIN}} \geq V_{\text{IH}}$ (up) $V_{\text{PIN}} \leq V_{\text{IL}}$ (down)	P_5.2.5
Pull-level force current	I_{PLF}	-750	–	750	μA	³⁾ $V_{\text{PIN}} \leq V_{\text{IL}}$ (up) $V_{\text{PIN}} \geq V_{\text{IH}}$ (down)	P_5.2.6
Pin capacitance (digital inputs/outputs)	C_{IO}	–	–	10	pF	²⁾	P_5.2.7

1) Tested at $V_{\text{DDP}} = 5 \text{ V}$, specified for $4.5 \text{ V} < V_{\text{DDP}} < 5.5 \text{ V}$.

2) Not subject to production test, specified by design.

3) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level: $V_{\text{PIN}} \geq V_{\text{IH}}$ for a pull-up; $V_{\text{PIN}} \leq V_{\text{IL}}$ for a pull-down.

Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device: $V_{\text{PIN}} \leq V_{\text{IL}}$ for a pull-up; $V_{\text{PIN}} \geq V_{\text{IH}}$ for a pull-down.

Electrical characteristics

30.6 LIN transceiver

30.6.1 Electrical characteristics

Table 31 Electrical characteristics of the LIN transceiver

$V_S = 5.5\text{ V to }18\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Bus receiver interface							
Receiver threshold voltage, recessive to dominant edge	V_{th_dom}	$0.4 \times V_S$	$0.45 \times V_S$	$0.53 \times V_S$	V	SAE J2602	P_6.1.1
Receiver dominant state	V_{BUSdom}	-27	–	$0.4 \times V_S$	V	LIN spec 2.2 (par. 17)	P_6.1.2
Receiver threshold voltage, dominant to recessive edge	V_{th_rec}	$0.47 \times V_S$	$0.55 \times V_S$	$0.6 \times V_S$	V	SAE J2602	P_6.1.3
Receiver recessive state	V_{BUSrec}	$0.6 \times V_S$	–	$1.15 \times V_S$	V	¹⁾ LIN spec 2.2 (par. 18)	P_6.1.4
Receiver center voltage	V_{BUS_CNT}	$0.475 \times V_S$	$0.5 \times V_S$	$0.525 \times V_S$	V	²⁾ LIN spec 2.2 (par. 19)	P_6.1.5
Receiver hysteresis	V_{HYS}	$0.07 \times V_S$	$0.12 \times V_S$	$0.175 \times V_S$	V	³⁾ LIN spec 2.2 (par. 20)	P_6.1.6
Wake-up threshold voltage	$V_{BUS,wk}$	$0.4 \times V_S$	$0.5 \times V_S$	$0.6 \times V_S$	V	–	P_6.1.7
Dominant time for bus wake-up (internal analog filter delay)	$t_{WK,bus}$	3	–	15	μs	The overall dominant time for bus wake-up is the sum of $t_{WK,bus}$ and the adjustable digital filter time. The digital filter time can be adjusted by setting the PMU.CNF_WAKE_FILTER.CNF_LIN_FT register	P_6.1.8
Bus transmitter interface							
Bus recessive output voltage	$V_{BUS,ro}$	$0.8 \times V_S$	–	V_S	V	V_{TxD} = high level	P_6.1.9
Bus dominant output voltage	$V_{BUS,do}$	–	–	$0.22 \times V_S$	V	Driver dominant voltage $R_L = 500\ \Omega$	P_6.1.78

Electrical characteristics

Table 31 Electrical characteristics of the LIN transceiver (cont'd)

$V_S = 5.5 \text{ V}$ to 18 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Bus short circuit current	$I_{\text{BUS,sc}}$	40	100	150	mA	Current limitation for driver-dominant state driver on $V_{\text{BUS}} = 18 \text{ V}$; LIN spec 2.2 (par. 12)	P_6.1.10
Bus short circuit filter time	$t_{\text{BUS,sc}}$	–	5	–	μs	⁶⁾ The overall bus short circuit filter time is the sum of $t_{\text{BUS,sc}}$ and the digital filter time. The digital filter time is $4 \mu\text{s}$ (typ.)	P_6.1.71
Leakage current (loss of ground)	$I_{\text{BUS_NO_GND}}$	-1000	-450	1000	μA	$V_S = 12 \text{ V}$; $0 \text{ V} < V_{\text{BUS}} < 18 \text{ V}$; LIN spec 2.2 (par. 15)	P_6.1.11
Leakage current	$I_{\text{BUS_NO_BAT}}$	–	10	20	μA	$V_S = 0 \text{ V}$; $V_{\text{BUS}} = 18 \text{ V}$; LIN spec 2.2 (par. 16)	P_6.1.12
Leakage current	$I_{\text{BUS_PAS_dom}}$	-1	–	–	mA	$V_S = 18 \text{ V}$; $V_{\text{BUS}} = 0 \text{ V}$; LIN spec 2.2 (par. 13)	P_6.1.13
Leakage current	$I_{\text{BUS_PAS_rec}}$	–	–	20	μA	$V_S = 8 \text{ V}$; $V_{\text{BUS}} = 18 \text{ V}$; LIN spec 2.2 (par. 14)	P_6.1.14
Bus pull-up resistance	R_{BUS}	20	30	47	k Ω	Normal mode, LIN spec 2.2 (par. 26)	P_6.1.15

AC characteristics - transceiver Normal Slope mode

Propagation delay bus dominant to RxD LOW	$t_{\text{d(L),R}}$	0.1	–	6	μs	LIN spec 2.2 (par. 31)	P_6.1.16
Propagation delay bus recessive to RxD HIGH	$t_{\text{d(H),R}}$	0.1	–	6	μs	LIN spec 2.2 (par. 31)	P_6.1.17
Receiver delay symmetry	$t_{\text{sym,R}}$	-2	–	2	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}}$; LIN spec 2.2 (par. 32)	P_6.1.18
Duty cycle D1 Normal Slope mode (for worst case at 20 kbit/s)	t_{duty1}	0.396	–	–		⁴⁾ Duty cycle D1 $TH_{\text{Rec}}(\text{max}) = 0.744 \times V_S$; $TH_{\text{Dom}}(\text{max}) = 0.581 \times V_S$; $V_S = 5.5 \text{ V} \dots 18 \text{ V}$; $t_{\text{bit}} = 50 \mu\text{s}$; $D1 = t_{\text{bus_rec}(\text{min})} / 2 t_{\text{bit}}$; LIN spec 2.2 (par. 27)	P_6.1.19

Electrical characteristics

Table 31 Electrical characteristics of the LIN transceiver (cont'd)

$V_S = 5.5 \text{ V to } 18 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Duty cycle D2 Normal Slope mode (for worst case at 20 kbit/s)	t_{duty2}	–	–	0.581		⁴⁾ Duty cycle D2 $TH_{\text{Rec}}(\text{min}) = 0.422 \times V_S$; $TH_{\text{Dom}}(\text{min}) = 0.284 \times V_S$; $V_S = 5.5 \text{ V} \dots 18 \text{ V}$; $t_{\text{bit}} = 50 \mu\text{s}$; $D2 = t_{\text{bus_rec}(\text{max})} / 2 t_{\text{bit}}$; LIN spec 2.2 (par. 28)	P_6.1.20

AC characteristics - transceiver Low Slope mode

Propagation delay bus dominant to RxD LOW	$t_{\text{d(L),R}}$	0.1	–	6	μs	LIN spec 2.2 (par. 31)	P_6.1.21
Propagation delay bus recessive to RxD HIGH	$t_{\text{d(H),R}}$	0.1	–	6	μs	LIN spec 2.2 (par. 31)	P_6.1.22
Receiver delay symmetry	$t_{\text{sym,R}}$	-2	–	2	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}}$; LIN spec 2.2 (par. 32)	P_6.1.23
Duty cycle D3 (for worst case at 10.4 kbit/s)	t_{duty1}	0.417	–	–		⁴⁾ Duty cycle D3 $TH_{\text{Rec}}(\text{max}) = 0.778 \times V_S$; $TH_{\text{Dom}}(\text{max}) = 0.616 \times V_S$; $V_S = 5.5 \text{ V} \dots 18 \text{ V}$; $t_{\text{bit}} = 96 \mu\text{s}$; $D3 = t_{\text{bus_rec}(\text{min})} / 2 t_{\text{bit}}$; LIN spec 2.2 (par. 29)	P_6.1.24
Duty cycle D4 (for worst case at 10.4 kbit/s)	t_{duty2}	–	–	0.590		⁴⁾ Duty cycle D4 $TH_{\text{Rec}}(\text{min}) = 0.389 \times V_S$; $TH_{\text{Dom}}(\text{min}) = 0.251 \times V_S$; $V_S = 5.5 \text{ V} \dots 18 \text{ V}$; $t_{\text{bit}} = 96 \mu\text{s}$; $D4 = t_{\text{bus_rec}(\text{max})} / 2 t_{\text{bit}}$; LIN spec 2.2 (par. 30)	P_6.1.25

AC characteristics - transceiver Fast Slope mode

Propagation delay bus dominant to RxD LOW	$t_{\text{d(L),R}}$	0.1	–	6	μs	–	P_6.1.26
Propagation delay bus recessive to RxD HIGH	$t_{\text{d(H),R}}$	0.1	–	6	μs	–	P_6.1.27
Receiver delay symmetry	$t_{\text{sym,R}}$	-1.5	–	1.5	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}}$	P_6.1.28

AC characteristics - Flash mode

Propagation delay bus dominant to RxD LOW	$t_{\text{d(L),R}}$	0.1	–	6	μs	–	P_6.1.31
Propagation delay bus recessive to RxD HIGH	$t_{\text{d(H),R}}$	0.1	–	6	μs	–	P_6.1.32
Receiver delay symmetry	$t_{\text{sym,R}}$	-1.0	–	1.5	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}}$	P_6.1.33

Electrical characteristics

Table 31 Electrical characteristics of the LIN transceiver (cont'd)

$V_S = 5.5 \text{ V}$ to 18 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Duty cycle D7 (for worst case at 115 kbit/s) for +1 μs receiver delay symmetry	t_{duty1}	0.399	–	–		⁵⁾ Duty cycle D7 $TH_{\text{Rec}}(\text{max}) = 0.744 \times V_S$; $TH_{\text{Dom}}(\text{max}) = 0.581 \times V_S$; $V_S = 13.5 \text{ V}$; $t_{\text{bit}} = 8.7 \mu\text{s}$; $D7 = t_{\text{bus_rec}(\text{min})} / 2 t_{\text{bit}}$	P_6.1.34
Duty cycle D8 (for worst case at 115 kbit/s) for +1 μs receiver delay symmetry	t_{duty2}	–	–	0.578		⁵⁾ Duty cycle D8 $TH_{\text{Rec}}(\text{min}) = 0.422 \times V_S$; $TH_{\text{Dom}}(\text{min}) = 0.284 \times V_S$; $V_S = 13.5 \text{ V}$; $t_{\text{bit}} = 8.7 \mu\text{s}$; $D8 = t_{\text{bus_rec}(\text{max})} / 2 t_{\text{bit}}$	P_6.1.35
LIN input capacity	$C_{\text{LIN_IN}}$	–	15	30	pF	⁶⁾	P_6.1.69
TxD dominant time out	t_{timeout}	6	12	20	ms	$V_{\text{TxD}} = 0 \text{ V}$	P_6.1.36

Thermal shutdown (junction temperature)

Thermal shutdown temperature	T_{JSD}	190	200	215	$^\circ\text{C}$	⁶⁾	P_6.1.65
Thermal shutdown hysteresis	ΔT	–	10	–	K	⁶⁾	P_6.1.66

1) Maximum limit specified by design.

2) $V_{\text{BUS_CNT}} = (V_{\text{th_dom}} + V_{\text{th_rec}}) / 2$.

3) $V_{\text{HYS}} = V_{\text{BUSrec}} - V_{\text{BUSdom}}$.

4) Bus load concerning LIN spec 2.2:

Load 1 = $1 \text{ nF} / 1 \text{ k}\Omega = C_{\text{BUS}} / R_{\text{BUS}}$

Load 2 = $6.8 \text{ nF} / 660 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$

Load 3 = $10 \text{ nF} / 500 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$

5) Bus load:

Load 1 = $1 \text{ nF} / 500 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$.

6) Not subject to production test, specified by design.

Electrical characteristics

30.7 High-speed synchronous serial interface

30.7.1 SSC timing parameters

The table below provides the SSC timing in the TLE9879-2QXA40.

Table 32 SSC master mode timing (operating conditions apply; CL = 50 pF)

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
SCLK clock period	t_0	¹⁾ $2 \times T_{\text{SSC}}$	–	–		²⁾ $V_{\text{DDP}} > 2.7\text{ V}$	P_7.1.1
MTSR delay from SCLK	t_1	10	–	–	ns	²⁾ $V_{\text{DDP}} > 2.7\text{ V}$	P_7.1.2
MRST setup to SCLK	t_2	10	–	–	ns	²⁾ $V_{\text{DDP}} > 2.7\text{ V}$	P_7.1.3
MRST hold from SCLK	t_3	15	–	–	ns	²⁾ $V_{\text{DDP}} > 2.7\text{ V}$	P_7.1.4

1) $T_{\text{SSCmin}} = T_{\text{CPU}} = 1/f_{\text{CPU}}$. If $f_{\text{CPU}} = 20\text{ MHz}$, $t_0 = 100\text{ ns}$. T_{CPU} is the CPU clock period.

2) Not subject to production test, specified by design.




Figure 39 SSC master mode timing

Electrical characteristics

30.8 Measurement unit

30.8.1 System voltage measurement parameters

Table 33 Supply voltage signal conditioning

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Measurement output voltage range at VAREF5	V_{A5}	0	–	5	V	–	P_8.1.15
Measurement output voltage range at VAREF1V2	V_{A1V2}	0	–	1.23	V	–	P_8.1.16

Battery/supply voltage measurement

Input-to-output voltage attenuation: V_S	ATT_{VS_1}	–	0.055	–		SFR setting 1	P_8.1.41
Nominal operating input voltage range V_S	$V_{S,range1}$	3	–	22	V	¹⁾ SFR setting 1; max. value corresponds to typ. ADC full scale input; $3\text{ V} < V_S < 28\text{ V}$	P_8.1.1
Accuracy of V_S after calibration	$V_{S,range1}$	-220	–	220	mV	²⁾ SFR setting 1, $V_S = 5.5\text{ V to }18\text{ V}$	P_8.1.70
Input-to-output voltage attenuation: V_S	ATT_{VS_2}	–	0.039	–		SFR setting 2	P_8.1.42
Nominal operating input voltage range V_S	$V_{S,range2}$	3	–	31	V	¹⁾ SFR setting 2; max. value corresponds to typ. ADC full scale input; $3\text{ V} < V_S < 28\text{ V}$	P_8.1.40
Accuracy of V_S after calibration	$V_{S,range2}$	-370	–	370	mV	²⁾ SFR setting 2, $V_S = 5.5\text{ V to }18\text{ V}$	P_8.1.44

Drivers supply voltage measurement V_{SD}

Input-to-output voltage attenuation: V_{SD}	ATT_{VSD}	–	0.039	–		–	P_8.1.21
Nominal operating input voltage range V_{SD}	$V_{SD,range}$	2.5	–	31	V	¹⁾	P_8.1.2
Accuracy of V_{SD} sense after calibration	ΔV_{SD}	-440	–	440	mV	²⁾ $V_S = 5.5\text{ V to }18\text{ V}$	P_8.1.47

Charge pump voltage measurement V_{CP}

Input-to-output voltage attenuation: V_{CP}	ATT_{VCP}	–	0.023	–		–	P_8.1.56
---	-------------	---	-------	---	--	---	----------

Electrical characteristics

Table 33 Supply voltage signal conditioning (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Nominal operating input voltage range V_{CP}	$V_{CP,range}$	2.5	–	52	V	¹⁾	P_8.1.7
Accuracy of V_{CP} sense after calibration	ΔV_{CP}	-747	–	747	mV	²⁾ $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_8.1.62

Monitoring input voltage measurement V_{MON}

Input-to-output voltage attenuation: V_{MON}	$ATT_{V_{MON}}$	–	0.039	–		–	P_8.1.49
Nominal operating input voltage range V_{MON}	$V_{MON,range}$	2.5	–	31	V	¹⁾	P_8.1.8
Accuracy of V_{MON} sense after calibration	ΔV_{MON}	-440	–	440	mV	²⁾ $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_8.1.68

Pad supply voltage measurement V_{DDP}

Input-to-output voltage attenuation: V_{DDP}	$ATT_{V_{DDP}}$	–	0.164	–		–	P_8.1.33
Nominal operating input voltage range V_{DDP}	$V_{DDP,range}$	0	–	7.50	V	¹⁾	P_8.1.50
Accuracy of V_{DDP} sense after calibration	ΔV_{DDP_SENSE}	-105	–	105	mV	²⁾³⁾ $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_8.1.5

10-bit ADC reference voltage measurement V_{AREF}

Input-to-output voltage attenuation: V_{AREF}	$ATT_{V_{AREF}}$	–	0.219	–		–	P_8.1.22
Nominal operating input voltage range V_{AREF}	$V_{AREF,range}$	0	–	5.62	V	¹⁾	P_8.1.51
Accuracy of V_{AREF} sense after calibration	ΔV_{AREF}	-79	–	79	mV	²⁾ $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_8.1.48

8-bit ADC reference voltage measurement V_{BG}

Input-to-output voltage attenuation: V_{BG}	$ATT_{V_{BG}}$	–	0.75	–		–	P_8.1.57
Nominal operating input voltage range V_{BG}	$V_{BG,range}$	0.8	–	1.64	V	¹⁾	P_8.1.52
Value of ADC2- V_{BG} measurement after calibration	V_{BG_PMU}	1.01	1.07	1.18	V	²⁾	P_8.1.73

Core supply voltage measurement V_{DDC}

Input-to-output voltage attenuation: V_{DDC}	$ATT_{V_{DDC}}$	–	0.75	–		–	P_8.1.34
Nominal operating input voltage range V_{DDC}	$V_{DDC,range}$	0.8	–	1.64	V	¹⁾	P_8.1.53

Electrical characteristics

Table 33 Supply voltage signal conditioning (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Accuracy of V_{DDC} sense after calibration	ΔV_{DDC_SENSE}	-22	–	22	mV	²⁾ $V_S = 5.5 \text{ V to } 18 \text{ V}$	P_8.1.6
VDH input voltage measurement $V_{VDH10BITADC}$							
VDH input-to-output voltage attenuation	ATT_{VDH_1}	–	0.166	–		SFR setting 1	P_8.1.64
VDH input-to-output voltage attenuation	ATT_{VDH_2}	–	0.224	–		SFR setting 2	P_8.1.65
VDH input to output voltage attenuation	ATT_{VDH_3}	–	0.226	–		¹⁾ SFR setting 2, $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$	P_8.1.75
Nominal operating input voltage range V_{VDH} , range 1	$V_{VDH,range1}$	–	–	30	V	SFR setting 1	P_8.1.66
Nominal operating input voltage range V_{VDH} , range 2	$V_{VDH,range2}$	–	–	20	V	SFR setting 2	P_8.1.67
V_{VDH} 10-bit ADC, range 1	$\Delta V_{VDHADC10B}$	-300	–	300	mV	⁴⁾ $V_{VDH} = 5.5 \text{ V to } 17.5 \text{ V}$, $-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	P_8.1.39
V_{VDH} 10-bit ADC, range 3	$\Delta V_{VDHADC10B}$	-200	–	200	mV	¹⁾⁴⁾ $V_{VDH} = 5.5 \text{ V to } 17.5 \text{ V}$, $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$, ATT_{VDH_3}	P_8.1.71
V_{VDH} 10-bit ADC, range 2	$\Delta V_{VDHADC10B_ext_end_T}$	-400	–	400	mV	⁴⁾ $V_{VDH} = 5.5 \text{ V to } 17.5 \text{ V}$, $-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	P_8.1.74
10-bit ADC measurement, input resistance for VDH	$R_{in_VDH,measure}$	200	390	470	k Ω	PD_N = 1 (on-state)	P_8.1.3
Measurement input leakage current for V_{VDH}	$I_{leak_VDH, measure}$	-0.05	–	2.0	μA	PD_N = 0 (off-state)	P_8.1.10

1) Not subject to production test, specified by design.

2) The accuracies stated include the following tolerance:

ADC2 offset error - P_8.3.19

ADC2 gain error - P_8.3.20

V_{BG} - P_8.3.1

3) Accuracy is valid for a calibrated device.

4) The accuracies stated include the ADC1 total unadjusted error (TUE_{10B}) which includes the V_{AREF} tolerance.

Electrical characteristics

30.8.2 Central temperature sensor parameters

Table 34 Electrical characteristics of the temperature sensor module

$V_S = 3.0\text{ V}$ to 28 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Output voltage V_{TEMP} at $T_0 = 273\text{ K}$ (0°C)	a	–	0.666	–	V	¹⁾ $T_0 = 273\text{ K}$ (0°C)	P_8.2.2
Temperature sensitivity b	b	–	2.31	–	mV/K	¹⁾	P_8.2.4
Accuracy_1	Acc_1	-10	–	10	$^\circ\text{C}$	¹⁾²⁾³⁾ $-40^\circ\text{C} < T_j < 85^\circ\text{C}$	P_8.2.5
Accuracy_2	Acc_2	-10	–	10	$^\circ\text{C}$	¹⁾²⁾³⁾ $125^\circ\text{C} < T_j < 150^\circ\text{C}$	P_8.2.6
Accuracy_3	Acc_3	-5	–	5	$^\circ\text{C}$	¹⁾²⁾³⁾ $85^\circ\text{C} < T_j < 125^\circ\text{C}$	P_8.2.7

1) Not subject to production test, specified by design.

2) Accuracy with reference to on-chip temperature calibration measurement, valid for Mode1.

3) The accuracies stated include the following tolerance:

ADC2 offset error - P_8.3.19

ADC2 gain error - P_8.3.20

V_{BG} - P_8.3.1

Electrical characteristics

30.8.3 ADC2 VBG

30.8.3.1 ADC2 reference voltage VBG

Table 35 DC specifications

$V_S = 3.0\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Reference voltage	V_{BG}	1.199	1.211	1.223	V	¹⁾	P_8.3.1

1) Not subject to production test, specified by design.

30.8.3.2 ADC2 specifications

Table 36 DC specifications

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Resolution	RES	–	8	–	bit	Full	P_8.3.18
Guaranteed offset error	EA_{OFF_8Bit}	-2.0	± 0.3	2.0	LSB	Not calibrated	P_8.3.19
Gain error	EA_{Gain_8Bit}	-2.0	± 0.5	2.0	%FSR	Not calibrated	P_8.3.20
Differential non-linearity (DNL)	EA_{DNL_8Bit}	-0.8	± 0	0.8	LSB	Full	P_8.3.21
Integral non-linearity (INL)	EA_{INL_8Bit}	-1.2	± 0	1.2	LSB	–	P_8.3.22

Electrical characteristics

30.9 ADC1 reference voltage - VAREF

30.9.1 Electrical characteristics of VAREF

Table 37 Electrical characteristics of VAREF

$V_S = 5.5 \text{ V}$ to 28 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Required buffer capacitance	C_{VAREF}	0.1	–	1	μF	$\text{ESR} < 1 \Omega$	P_9.1.1
Reference output voltage	V_{AREF}	4.95	5	5.05	V	$V_S > 5.5 \text{ V}$	P_9.1.2
DC supply voltage rejection	DC_{PSRVAREF}	30	–	–	dB	¹⁾	P_9.1.3
Supply voltage ripple rejection	AC_{PSRVAREF}	26	–	–	dB	¹⁾ $V_S = 13.5 \text{ V}$; $f = 0 \text{ kHz} \dots 1 \text{ kHz}$; $V_r = 2 \text{ Vpp}$	P_9.1.4
Turn-on time	t_{so}	–	–	200	μs	¹⁾ $C_{\text{ext}} = 100 \text{ nF}$ PD_N to 99.9% of final value	P_9.1.5
Input resistance at VAREF pin	$R_{\text{IN,VAREF}}$	–	100	–	k Ω	¹⁾ Input impedance in case of VAREF is applied from external input	P_9.1.20

1) Not subject to production test, specified by design.

Electrical characteristics

30.9.2 Electrical characteristics of the ADC1 (10-bit)

These parameters describe the conditions for optimum ADC performance.

Note: Operating conditions apply.

Table 38 A/D converter characteristics

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Analog reference supply	V_{AREF}	$V_{\text{AGND}} + 1.0$	–	$V_{\text{DDPA}} + 0.05$	V	¹⁾	P_9.2.1
Analog reference ground	V_{AGND}	$V_{\text{SS}} - 0.05$	–	1.5	V	–	P_9.2.2
Analog input voltage range	V_{AIN}	V_{AGND}	–	V_{AREF}	V	²⁾	P_9.2.3
Analog clock frequency	f_{ADCI}	5	–	24	MHz	³⁾	P_9.2.4
Conversion time for 10-bit result	t_{C10}	$(13 + \text{STC}) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}}$	$(13 + \text{STC}) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}}$	$(13 + \text{STC}) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}}$	–	¹⁾⁴⁾	P_9.2.5
Conversion time for 8-bit result	t_{C8}	$(11 + \text{STC}) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}}$	$(11 + \text{STC}) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}}$	$(11 + \text{STC}) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}}$	–	¹⁾	P_9.2.6
Wake-up time from analog power-down, fast mode	t_{WAF}	–	–	4	μs	¹⁾	P_9.2.7
Wake-up time from analog power-down, slow mode	t_{WAS}	–	–	15	μs	¹⁾⁵⁾	P_9.2.8
Total unadjusted error (8 bit)	TUE_{8B}	-2	±1	2	counts	⁶⁾⁷⁾ Reference is internal V_{AREF}	P_9.2.9
Total unadjusted error (10 bit)	TUE_{10B}	-12	±6	12	counts	⁶⁾⁷⁾ Reference is internal V_{AREF}	P_9.2.22
DNL error	EA_{DNL}	-3	±0.8	3	counts	–	P_9.2.10
INL error	$EA_{\text{INL_int_VAREF}}$	-5	±0.8	5	counts	Reference is internal V_{AREF}	P_9.2.11
Gain error	$EA_{\text{GAIN_int_VAREF}}$	-10	±0.4	10	counts	Reference is internal V_{AREF}	P_9.2.12
Offset error	EA_{OFF}	-2	±0.5	2	counts	–	P_9.2.13
Total capacitance of an analog input	C_{AINT}	–	–	10	pF	¹⁾⁵⁾⁸⁾	P_9.2.14
Switched capacitance of an analog input	C_{AINS}	–	–	4	pF	¹⁾⁵⁾⁸⁾	P_9.2.15

Electrical characteristics

Table 38 A/D converter characteristics (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Resistance of the analog input path	R_{AIN}	–	–	2	k Ω	1)5)8)	P_9.2.16
Total capacitance of the reference input	C_{AREFT}	–	–	15	pF	1)5)8)	P_9.2.17
Switched capacitance of the reference input	C_{AREFS}	–	–	7	pF	1)5)8)	P_9.2.18
Resistance of the reference input path	R_{AREF}	–	–	2	k Ω	1)5)8)	P_9.2.19

- 1) Not subject to production test, specified by design.
- 2) V_{AIN} may exceed V_{AGND} or V_{AREFX} up to the absolute maximum ratings. However, the conversion results in these cases will be 0000_H or 03FF_H, respectively.
- 3) The limit values for f_{ADCI} must not be exceeded when selecting the peripheral frequency and the prescaler setting.
- 4) This parameter includes the sample time (and the additional sample time specified by STC), the time to determine the digital results and the time to load the result register with the conversion result.
- 5) The broken wire detection delay against V_{AGND} is measured in numbers of consecutive precharge cycles at a conversion rate of not more than 500 μs .
- 6) The total unadjusted error TUE is the maximum deviation from the ideal ADC transfer curve, not the sum of individual errors.
All error specifications are based on measurement methods standardized by IEEE 1241.2000.
- 7) The specified TUE is valid only if the absolute sum of input overload currents (see I_{OV} specification) does not exceed 10 mA, and if V_{AREF} and V_{AGND} remain stable during the measurement time.
- 8) These parameter values cover the complete operating range. Under relaxed operating conditions (temperature, supply voltage), typical values can be used for the calculation. At room temperature and nominal supply voltage, the following typical values can be used:
 $C_{AINTyp} = 12 \text{ pF}$, $C_{AINStyp} = 5 \text{ pF}$, $R_{AINtyp} = 1.0 \text{ k}\Omega$, $C_{AREFTtyp} = 15 \text{ pF}$, $C_{AREFStyp} = 10 \text{ pF}$, $R_{AREFtyp} = 1.0 \text{ k}\Omega$.

Electrical characteristics

30.10 14-Bit sigma delta ADC (ADC3 / ADC4)

30.10.1 Analog/Digital converter parameters

These parameters describe the conditions for optimum ADC performance.

Note: Operating conditions apply.

Table 39 A/D converter ADC3/4 characteristics

$V_S = 5.5\text{ V to }28\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Analog clock frequency	$f_{\text{ADC3/4}}$	5	–	20	MHz	–	P_10.1.20
Single ended input capacitance	C_{in1}	–	2	–	pF	¹⁾²⁾	P_10.1.1
Oversampling ratio	OSR	128	–	2048		²⁾ Decimation factor	P_10.1.2
ADC full scale voltage (differential)	V_{FS}	3.75	–	–	V	²⁾ At $V_{\text{DIFF}} = \pm V_{\text{FS}}$, DD.max resp. DD.min is reached	P_10.1.3
Input voltage	V_{in}	0	–	V_{REF}	V	Input voltage on ADCx.P or ADCx.N V_{REF} can be VAREF or VREF5V $x = \{3,4\}$	P_10.1.21
Differential non-linear input voltage	$V_{\text{diff,nonlin}}$	-4.0	–	4.0	V	²⁾ $V_{\text{diff}} = V_{\text{ADCx.P}} - V_{\text{ADCx.N}}$ $V_{\text{ADCx.P}}, V_{\text{ADCx.N}}$ within V_{in} range $x = \{3,4\}$	P_10.1.4
Differential linear input voltage	$V_{\text{diff,lin}}$	-3.75	–	3.75	V	²⁾ $V_{\text{diff}} = V_{\text{ADCx.P}} - V_{\text{ADCx.N}}$ $V_{\text{ADCx.P}}, V_{\text{ADCx.N}}$ within V_{in} range $x = \{3,4\}$	P_10.1.6
Input common mode range	$V_{\text{in,com}}$	$0.48 \times V_{\text{REF}}$	–	$0.52 \times V_{\text{REF}}$	V	V_{REF} can be VAREF or VREF5V	P_10.1.7
Input frequency	f_{in}	0	–	1	kHz	²⁾	P_10.1.8
RMS noise	V_{rms}	–	0.69	1.15	mV	Tested with OSR = 128 and $V_{\text{REF}} = \text{VREF5V}$	P_10.1.22
Effective resolution	RES_{eff}	11.7	12.4	–	bit	Calculated, $RES_{\text{eff}} = \text{ld}(V_{\text{FS}} / V_{\text{RMS}})$	P_10.1.23

Electrical characteristics

Table 39 A/D converter ADC3/4 characteristics (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Effective number of bits	$ENOB$	–	11.7	–	bit	²⁾ $ENOB = (SNDR - 1.76 \text{ dB}) / 6.02 \text{ dB}$	P_10.1.24
SNDR with a fully differential sinus -6dBFS	$SNDR$	–	72	–	dB	²⁾	P_10.1.10
Digital filtered data of raw ADC values	DD	-16384	–	16383	LSB	²⁾ Represented in two's complement $DD = (V_{diff}/V_{REF}) \times ATT_{adc34} \times (2^{14} - 1)$	P_10.1.13
ADC34 input attenuator	ATT_{adc34}	–	4/3	–		–	P_10.1.25
Dynamic input impedance	Z_{IN}	–	250	–	k Ω	²⁾	P_10.1.15
ADC gain ratio	G_{ADC3} / G_{ADC4}	0.990	1	1.010		–	P_10.1.17
ADC offset drift	$OFF_{ADC3/4}$	–	5.4	–	mV	–	P_10.1.18

1) In addition to pin capacitance C_{IO} , see P_5.2.7.

2) Not subject to production test, specified by design.

Electrical characteristics

30.11 High-voltage monitoring input

30.11.1 Electrical characteristics

Table 40 Electrical characteristics of the monitoring input

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; $V_S = 5.5\text{ V}$ to 28 V , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
MON input pin characteristics							
Wake-up/monitoring threshold voltage	V_{MONth}	$0.4 \times V_S$	$0.5 \times V_S$	$0.6 \times V_S$	V	Without external serial resistor R_s (with R_s : $DV = I_{\text{PD/PU}} \times R_s$); $V_S = 5.5 \text{ V}$ to 18 V ; $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$	P_11.1.1
Wake-up/monitoring threshold voltage extended range	$V_{\text{MONth_extend}}$	$0.4 \times V_S$	$0.5 \times V_S$	$0.65 \times V_S$	V	Without external serial resistor R_s (with R_s : $DV = I_{\text{PD/PU}} \times R_s$)	P_11.1.16
Threshold hysteresis	$V_{\text{MONth,hys}}$	$0.015 \times V_S$	$0.05 \times V_S$	$0.1 \times V_S$	V	In all modes; without external serial resistor R_s (with R_s : $dV = I_{\text{PD/PU}} \times R_s$); $V_S = 5.5 \text{ V}$ to 18 V	P_11.1.12
Threshold hysteresis	$V_{\text{MONth,hys}}$	$0.02 \times V_S$	$0.06 \times V_S$	$0.12 \times V_S$	V	In all modes; without external serial resistor R_s (with R_s : $dV = I_{\text{PD/PU}} \times R_s$); $V_S = 18 \text{ V}$ to 28 V	P_11.1.2
Pull-up current	$I_{\text{PU, MON}}$	-20	-10	-1	μA	$0.6 \times V_S$	P_11.1.3
Pull-down current	$I_{\text{PD, MON}}$	3	10	20	μA	$0.4 \times V_S$	P_11.1.4
Input leakage current	$I_{\text{LK, MON}}$	-2.5	–	2.5	μA	¹⁾ $0 \text{ V} < V_{\text{MON_IN}} < 28 \text{ V}$	P_11.1.5
Timing							
Wake-up filter time (internal analog filter delay)	$t_{\text{FT, MON}}$	–	500	–	ns	²⁾ The overall filter time for MON wake-up is the sum of $t_{\text{FT, MON}}$ and the adjustable digital filter time. The digital filter time can be adjusted by setting the PMU.CNF_WAKE_FILTER. CNF_MON_FT register	P_11.1.6

1) Input leakage is valid for the disabled state.

2) With pull-up, pull-down current disabled.

Electrical characteristics

30.12 MOSFET driver

30.12.1 Electrical characteristics

Table 41 Electrical characteristics of the MOSFET driver

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
MOSFET driver output							
Maximum total charge driver capability	$Q_{\text{tot_max}}$	–	–	100	nC	¹⁾ Due to charge pump current capability, six MOSFETs and additional external capacitors with a total charge of maximal 100 nC can be driven simultaneously at a PWM frequency of 25 kHz.	P_12.1.20
Maximum total charge driver capability (three-phase PWM)	$Q_{\text{tot_max,20kHz}}$	–	–	150	nC	¹⁾ Due to charge pump current capability, six MOSFETs and additional external capacitors with a total charge of maximal 150 nC can be driven simultaneously at a PWM frequency of 20 kHz. $V_{\text{SD,min}} \geq 6.5 \text{ V}$ for $V_{\text{GS,min}} \geq 7 \text{ V}$	P_12.1.120
Source current - charge current - high-side driver	$I_{\text{Soumax_HS}}$	230	345	450	mA	$V_{\text{SD}} \geq 8 \text{ V}$, $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Sou}} = C_{\text{Load}} \times \text{slew rate}$ (= 20% to 50% of V_{GHx1}), $I_{\text{CHARGE}} = I_{\text{DISCHG}} = 31(\text{max})$	P_12.1.78
Sink current - discharge current - high-side driver	$I_{\text{Sinkmax_HS}}$	230	330	450	mA	$V_{\text{SD}} \geq 8 \text{ V}$, $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Sink}} = C_{\text{Load}} \times \text{slew rate}$ (from 80% to 50% of V_{GHx1}), $I_{\text{CHARGE}} = I_{\text{DISCHG}} = 31(\text{max})$	P_12.1.79
Source current - charge current - low-side driver	$I_{\text{Soumax_LS}}$	200	295	375	mA	$V_{\text{SD}} \geq 8 \text{ V}$, $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Sou}} = C_{\text{Load}} \times \text{slew rate}$ (= 20% to 50% of V_{GLx1}), $I_{\text{CHARGE}} = I_{\text{DISCHG}} = 31(\text{max})$	P_12.1.80
Sink current - discharge current - low-side driver	$I_{\text{Sinkmax_LS}}$	200	314	375	mA	$V_{\text{SD}} \geq 8 \text{ V}$, $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Sink}} = C_{\text{Load}} \times \text{slew rate}$ (from 80% to 50% of V_{GLx1}), $I_{\text{CHARGE}} = I_{\text{DISCHG}} = 31(\text{max})$	P_12.1.81

Electrical characteristics

Table 41 Electrical characteristics of the MOSFET driver (cont'd)

$V_S = 5.5 \text{ V}$ to 28 V , $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
High-level output voltage Gxx vs. Sxx	V_{Gxx1}	10	–	14	V	²⁾ $V_{SD} \geq 8 \text{ V}$, $C_{Load} = 10 \text{ nF}$, $I_{CP} = 2.5 \text{ mA}$	P_12.1.3
High-level output voltage GHx vs. SHx	V_{Gxx2}	8	–	14	V	¹⁾²⁾ $V_{SD} = 6.4 \text{ V}$, $C_{Load} = 10 \text{ nF}$, $I_{CP} = 2.5 \text{ mA}$	P_12.1.4
High-level output voltage GHx vs. SHx	V_{Gxx3}	7	–	14	V	²⁾ $V_{SD} = 5.4 \text{ V}$, $C_{Load} = 10 \text{ nF}$, $I_{CP} = 2.5 \text{ mA}$	P_12.1.5
High-level output voltage GLx vs. GND	V_{Gxx6}	8	–	14	V	¹⁾²⁾ $V_{SD} = 6.4 \text{ V}$, $C_{Load} = 10 \text{ nF}$, $I_{CP} = 2.5 \text{ mA}$	P_12.1.6
High-level output voltage GLx vs. GND	V_{Gxx7}	7	–	14	V	²⁾ $V_{SD} = 5.4 \text{ V}$, $C_{Load} = 10 \text{ nF}$, $I_{CP} = 2.5 \text{ mA}$	P_12.1.7
Rise time	t_{rise3_3nf}	–	200	–	ns	¹⁾ $C_{Load} = 3.3 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 25% to 75% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 31(\text{max})$	P_12.1.8
Fall time	t_{fall3_3nf}	–	200	–	ns	¹⁾ $C_{Load} = 3.3 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 75% to 25% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 31(\text{max})$	P_12.1.9
Rise time	$t_{risemax}$	100	250	450	ns	$C_{Load} = 10 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 25% to 75% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 31(\text{max})$	P_12.1.57
Fall time	$t_{fallmax}$	100	250	450	ns	$C_{Load} = 10 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 75% to 25% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 31(\text{max})$	P_12.1.58
Rise time	$t_{risemin}$	1.25	2.5	5	μs	¹⁾ $C_{Load} = 10 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 25% to 75% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 3(\text{min})$	P_12.1.14
Fall time	$t_{fallmin}$	1.25	2.5	5	μs	¹⁾ $C_{Load} = 10 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 75% to 25% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 3(\text{min})$	P_12.1.15
Absolute difference between rise and fall for all LSx	$t_{r_f(\text{diff})LSx}$	–	–	100	ns	$C_{Load} = 10 \text{ nF}$, $V_{SD} \geq 8 \text{ V}$, 25% to 75% of V_{Gxx1} , $I_{CHARGE} = I_{DISCHG} = 31(\text{max})$	P_12.1.35

Electrical characteristics

Table 41 Electrical characteristics of the MOSFET driver (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Absolute difference between rise and fall for all HSx	$t_{r_f(\text{diff})\text{HSx}}$	–	–	100	ns	$C_{\text{Load}} = 10 \text{ nF}$, $V_{\text{SD}} \geq 8 \text{ V}$, 25% to 75% of V_{Gxx1} , $I_{\text{CHARGE}} = I_{\text{DISCHG}} = 31(\text{max})$	P_12.1.36
Resistor between GHx/GLx and GND	R_{GGND}	30	40	50	k Ω	¹⁾	P_12.1.11
Resistor between SHx and GND	R_{SHGN}	30	40	50	k Ω	¹⁾³⁾ This resistance is the resistance between GHx and GND connected through a diode to SHx. As a consequence, the voltage at SHx can rise up to 0.6 V typ. before it is discharged through the resistor	P_12.1.10
Low-RDSON mode (boosted discharge mode)	R_{ONCCP}	–	9	12	Ω	$V_{\text{VSD}} = 13.5 \text{ V}$, $V_{\text{VCP}} = V_{\text{VSD}} + 14.0 \text{ V}$; $I_{\text{CHARGE}} = I_{\text{DISCHG}} = 31(\text{max})$; 50 mA forced into Gx, Sx grounded	P_12.1.50
Input propagation time (LS on)	$t_{\text{P(ILN)min}}$	–	1.5	3	μs	¹⁾ $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Charge}} = 3(\text{min})$, 25% of V_{Gxx1}	P_12.1.37
Input propagation time (LS off)	$t_{\text{P(ILF)min}}$	–	1.5	3	μs	¹⁾ $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Discharge}} = 3(\text{min})$, 75% of V_{Gxx1}	P_12.1.38
Input propagation time (HS on)	$t_{\text{P(IHN)min}}$	–	1.5	3	μs	¹⁾ $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Charge}} = 3(\text{min})$, 25% of V_{Gxx1}	P_12.1.39
Input propagation time (HS off)	$t_{\text{P(IHF)min}}$	–	1.5	3	μs	¹⁾ $C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Discharge}} = 3(\text{min})$, 75% of V_{Gxx1}	P_12.1.40
Input propagation time (LS on)	$t_{\text{P(ILN)max}}$	–	200	350	ns	$C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Charge}} = 31(\text{max})$, 25% of V_{Gxx1}	P_12.1.26
Input propagation time (LS off)	$t_{\text{P(ILF)max}}$	–	200	300	ns	$C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Discharge}} = 31(\text{max})$, 75% of V_{Gxx1}	P_12.1.27
Input propagation time (HS on)	$t_{\text{P(IHN)max}}$	–	200	350	ns	$C_{\text{Load}} = 10 \text{ nF}$, $I_{\text{Charge}} = 31(\text{max})$, 25% of V_{Gxx1}	P_12.1.28

Electrical characteristics

Table 41 Electrical characteristics of the MOSFET driver (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input propagation time (HS off)	$t_{P(IHF)max}$	–	200	300	ns	$C_{Load} = 10 \text{ nF}$, $I_{Discharge} = 31(\text{max})$, 75% of V_{Gxx1}	P_12.1.29
Absolute input propagation time difference between propagation times for all LSx (LSx on)	$t_{Pon(diff)LSx}$	–	–	100	ns	$C_{Load} = 10 \text{ nF}$, $I_{Charge} = 31(\text{max})$, 25% of V_{Gxx1}	P_12.1.30
Absolute input propagation time difference between propagation times for all LSx (LSx off)	$t_{Poff(diff)LSx}$	–	–	100	ns	$C_{Load} = 10 \text{ nF}$, $I_{Discharge} = 31(\text{max})$, 75% of V_{Gxx1}	P_12.1.41
Absolute input propagation time difference between propagation times for all HSx (HSx on)	$t_{Pon(diff)HSx}$	–	–	100	ns	$C_{Load} = 10 \text{ nF}$, $I_{Charge} = 31(\text{max})$, 25% of V_{Gxx1}	P_12.1.42
Absolute input propagation time difference between propagation times for all HSx (HSx off)	$t_{Poff(diff)HSx}$	–	–	100	ns	$C_{Load} = 10 \text{ nF}$, $I_{Discharge} = 31(\text{max})$, 75% of V_{Gxx1}	P_12.1.43

Drain source monitoring

Drain source monitoring threshold	$V_{DSMONVTH}$	–	–	–	V	DRV_CTRL3.DSMONVTH<2	P_12.1.46
		0.07	0.25	0.40		:0> xxx	
		0.35	0.50	0.650		000	
		0.55	0.75	0.90		001	
		0.65	1.00	1.25		010	
		0.90	1.25	1.45		011	
		1.00	1.5	1.80		100	
		1.20	1.75	2.10		101	
		1.40	2.00	2.40		110	
						111	

Electrical characteristics

Table 41 Electrical characteristics of the MOSFET driver (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Open load diagnostic currents							
Pull-up diagnostic current	I_{PUDiag}	-220	-370	-520	μA	$I_{\text{DISCHG}} = 1; V_{\text{SHx}} = 5.0 \text{ V}$	P_12.1.47
Pull-down diagnostic current	I_{PDDiag}	650	900	1100	μA	$I_{\text{DISCHG}} = 1; V_{\text{SHx}} = 5.0 \text{ V}$	P_12.1.48
Charge pump							
Output voltage VCP vs. VSD	V_{CPmin1}	8.5	–	–	V	$V_{\text{VSD}} = 5.4 \text{ V}$, $I_{\text{CP}} = 5 \text{ mA}$, $C_{\text{CP1}}, C_{\text{CP2}} = 220 \text{ nF}$, bridge driver enabled	P_12.1.53
Regulated output voltage VCP vs. VSD	V_{CP}	12	14	16	V	$8 \text{ V} \leq V_{\text{VSD}} \leq 28 \text{ V}$, $I_{\text{CP}} = 10 \text{ mA}$, $C_{\text{CP1}}, C_{\text{CP2}} = 220 \text{ nF}$, $f_{\text{CP}} = 250 \text{ kHz}$	P_12.1.49
Turn-on time	$t_{\text{ON_VCP}}$	10	24	40	μs	¹⁾⁴⁾ $8 \text{ V} \leq V_{\text{VSD}} \leq 28 \text{ V}$, $I_{\text{CP}} = 2.5 \text{ mA}$, (25%) of V_{CP} , $C_{\text{CP1}}, C_{\text{CP2}} = 220 \text{ nF}$, $f_{\text{CP}} = 250 \text{ kHz}$	P_12.1.59
Rise time	$t_{\text{rise_VCP}}$	20	60	88	μs	¹⁾⁵⁾ $8 \text{ V} \leq V_{\text{VSD}} \leq 28 \text{ V}$, $I_{\text{CP}} = 2.5 \text{ mA}$, (25% to 75%) of V_{CP} , $C_{\text{CP1}}, C_{\text{CP2}} = 220 \text{ nF}$, $f_{\text{CP}} = 250 \text{ kHz}$	P_12.1.60

- 1) Not subject to production test, specified by design.
- 2) The condition $I_{\text{CP}} = 2.5 \text{ mA}$ emulates a BLDC driver with 6 MOSFETs switching at 20 kHz with a $C_{\text{Load}} = 3.3 \text{ nF}$. Test condition: $I_{\text{Gx}} = -100 \mu\text{A}$, $\text{ICHARGE} = \text{IDISCHARGE} = 31$ (max), $\text{IDISCHARGEDIV2_N} = 1$ and $\text{ICHARGEDIV2_N} = 1$.
- 3) This resistance is connected through a diode between SHx and GHx to ground.
- 4) This time applies when the $\text{DRV_CP_CTRL_STS.bit.CP_EN}$ bit is set.
- 5) This time applies when the $\text{DRV_CP_CLK_CTRL.bit.CPCLK_EN}$ bit is set.

Electrical characteristics

30.13 Operational amplifier

30.13.1 Electrical characteristics

Table 42 Electrical characteristics of the operational amplifier

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Differential gain (uncalibrated)	G	9.5 19 38 57	10 20 40 60	10.5 21 42 63		Gain settings GAIN<1:0>: 00 01 10 11	P_13.1.6
Differential input operating voltage range OP2 - OP1	V_{IX}	-1.5 / G	–	1.5 / G	V	G is the gain specified below	P_13.1.1
Operating: common mode input voltage range (referred to GND: OP2 - GND or OP1 - GND)	V_{CM}	-2.0	–	2.0	V	Input common mode has to be checked in evaluation if it fits the required range	P_13.1.2
Max. input voltage range (referred to GND: OP_2 - GND or OP1 - GND)	V_{IX_max}	-7.0	–	7.0	V	Max. rating of operational amplifier inputs when no measurement is performed	P_13.1.3
Single-ended output voltage range (linear range)	V_{OUT}	$V_{ZERO} - 1.5$	–	$V_{ZERO} + 1.5$	V	¹⁾²⁾ Typ. offset output voltage $2 \text{ V} \pm 1.5 \text{ V}$	P_13.1.4
Linearity error	E_{PWM}	-15	–	15	mV	Maximum deviation from best-fit straight line divided by the maximum value of the differential output voltage range (0.5 V - 3.5 V); this parameter is determined with $G = 10$	P_13.1.5
Linearity error	$E_{PWM_ \%}$	-1.0	–	1.0	%	Maximum deviation from best fit straight line divided by the maximum value of the differential output voltage range (0.5 V - 3.5 V); this parameter is determined with $G = 10$	P_13.1.24

Electrical characteristics

Table 42 Electrical characteristics of the operational amplifier (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).


Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Gain drift		-1	–	1	%	Gain drift after calibration with $G = 10$	P_13.1.7
Adjusted output offset voltage	V_{OOS}	-40	10	40	mV	$V_{AIP} = V_{AIN} = 0 \text{ V}$ and $G = 40$	P_13.1.17
DC input voltage common mode rejection ratio	DC-CMRR	58	80	–	dB	CMRR (in dB) = $-20 \cdot \log$ (differential mode gain / common mode gain) $V_{CMI} = -2 \text{ V} \dots 2 \text{ V}$, $V_{AIP} - V_{AIN} = 0 \text{ V}$	P_13.1.8
Settling time to 98%	T_{SET}	–	800	1400	ns	²⁾ Derived from 80% - 20% rise fall times for $\pm 2 \text{ V}$ overload condition (3 Tau value of settling time constant)	P_13.1.9
Current sense amplifier input resistance at OP1, OP2	$R_{in_OP1_OP2}$	1	1.25	1.5	k Ω	²⁾	P_13.1.25

1) Typical $V_{ZERO} = 0.4 \times V_{AREF}$.

2) Not subject to production test, specified by design.

Package information

31 Package information

Figure 40 Package outline VQFN-48-31 with LTI (BF step)¹⁾

1) Dimensions in mm

Package information




Figure 41 Package outline VQFN-48-79 with LTI (UH and UI step)¹⁾

Green product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations, the device is available as a green product. Green products are RoHS-compliant (i.e., Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>

1) Dimensions in mm

Revision history

32 Revision history

Revision history	
Item	Subjects (major changes since previous revision)
Rev. 2.11, 2024-04-08	
Front page	Added an OPN number for the UI step
Rev. 2.1, 2023-10-23	
Front page	- Editorial changes: Added “Arm® Cortex®-M3” and “MOTIX™” - Added UI step - Features: Changed from “Single power supply from 5.5 V to 27 V” to “Single power supply from 5.5 V to 28 V”
Overview and Device register types	- Table “Pin definitions and functions”, Symbol “Reset”, Pin Number “22”: Changed “Reset state” from “–” to “PU” - Changed from “Sleep mode is activated after 5 consecutive watchdog failures or in case of supply failure (5 times)” to “Sleep mode is activated after 5 watchdog failures or in case of supply failure (5 times).”
System control unit – digital modules (SCU-DM)	Editorial changes
Address space organization	Figure “Memory map”: Changed address labels
Memory control unit	Features: Changed “Memory protection functions for all system memory types (D-flash, P-flash, RAM)” to “Memory protection for D-flash and P-flash system memory”.
GPIO ports and peripheral I/O	P2.3: Changed CTRAP#_1 to CTRAP#_1
14-Bit Sigma Delta ADC (ADC3 / ADC4)	Removed chapter “Interpretation of SDADC output code”.

Revision history

Revision history	
Item	Subjects (major changes since previous revision)
Electrical characteristics	- Changed table title “DC characteristics of port0 and port1” to “DC characteristics of port 0, port 1, TMS, and reset” - Added footnote “The accuracies stated include the ADC1 total unadjusted error (TUE_{10B}) which includes the V_{AREF} tolerance.” to the following parameters: - P_8.1.39 - P_8.1.71 - P_8.1.74 - Added footnote “The accuracies stated include the following tolerance: ADC2 offset error - P_8.3.19 ADC2 gain error - P_8.3.20 V_{BG} - P_8.3.1” to the following parameters - P_8.1.70 - P_8.1.73 - P_8.1.44 - P_8.1.47 - P_8.1.62 - P_8.1.68 - P_8.1.5 - P_8.1.48 - P_8.1.6 - P_8.2.5 - P_8.2.6 - P_8.2.7 - P_9.2.5 and P_9.2.6, values: Changed “t_{SYS}” to “t_{ADC}”

Revision history

Revision history

Item	Subjects (major changes since previous revision)
Rev. 2.0, 2022-04-14	
All	- Editorial changes - Package : Added package "VQFN-48-79"
Introduction	"Sleep Mode with Cyclic Wake-Up": "... Followed by the Sleep and Stop Mode command": Deleted "and Stop"
Electrical characteristics	- P_1.1.44, P_1.1.45: Changed values from "min=14 V, typ=, max=" to "min=-0.3 V, typ=, max=14 V" - P_1.1.48 added, VSL min=-8 V, max=48 V. - P_1.2.3: Changed footnote from "Reduced functionality (e.g., cranking pulse); parameter deviation possible." to "Functionality is reduced (for example, cranking pulse); parameter deviations are possible: The electrical parameters of the device may present values outside the range specified within the minimum and maximum values." - P_1.2.16, P_1.2.17, P_1.2.14: Added footnote "Parameter deviations mean that the electrical parameters of the device may present values outside the range specified within the minimum and maximum values." - P_1.4.2, P_10.1.1: Footnote added "Not subject to production test, specified by design." - P_1.4.3: new parameter added, "Thermal Resistance": Parameter: "Junction to top", Symbol: "ΨJT_{OP} 2s2p", Values: typical: "8", Unit: K/W. - P_2.1.2, P_2.1.20: Footnote added: "Ranges of P_2.1.2 and P_2.1.20 can be added to one ceramic capacitor with ESR < 1 Ω." - P_2.2.1, P_2.2.17: Footnote added: "Ranges of P_2.2.1 and P_2.2.17 can be added to one ceramic capacitor with ESR < 1 Ω." - P_2.3.22, P_2.3.20: Footnote added: "Ranges of P_2.3.22 and P_2.3.20 can be added to one ceramic capacitor with ESR < 1 Ω." - P_4.1.1, P_4.1.2: Footnote added: "While the flash memory is being programmed or erased, flash read operation is not possible to be performed." - P_11.1.1, Note, added: "-40°C ≤ T_j ≤ 85°C" - P_11.1.11: Deleted - P_11.1.16: Added - P_12.1.4, P_12.1.5, P_12.1.6, P_12.1.7: Added 14 V as max value. - P_12.1.20: Changed in "Test Condition: "Due to charge pump current capability, only threesix MOSFETs and..." - P_12.1.24: Deleted - P_12.1.120: Added
Rev. 1.0, 2018-01-16	
all	Initial release.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-04-08

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2024 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

Z8F66754127

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.