MOSFET – Power, Single, N-Channel, 40 V, 3.9 mΩ, 88 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	40	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Cur-		T _C = 25°C	I _D	84	Α
rent R _{θJC} (Notes 1 & 3)	Steady	T _C = 100°C		60	
Power Dissipation R _{θJC}	State	T _C = 25°C	P_{D}	56	W
(Note 1)		T _C = 100°C		28	
Continuous Drain		T _A = 25°C	I _D	20	Α
Current R _{0JA} (Notes 1, 2 & 3)	Steady	T _A = 100°C		14	
Power Dissipation R _{θJA}	State	T _A = 25°C	P_{D}	3.1	W
(Notes 1 & 2)		T _A = 100°C		1.5	
Pulsed Drain Current	T _A = 25°	C, t _p = 10 μs	I _{DM}	463	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			I _S	46	Α
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, I _{L(pk)} = 8.3 A)			E _{AS}	205	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{\theta JC}$	2.7	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	48.4	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®

www.onsemi.com


V _{(BR)DSS}	R _{DS(on)}	I _D	
40 V	3.9 mΩ @ 10 V	88 A	
	5.7 mΩ @ 4.5 V	00 /	





DPAK CASE 369C STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location

Y = Year
WW = Work Week
5C454NL = Device Code
G = Pb-Free Package

ORDERING INFORMATION


See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	<u>'</u>				-	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	- 250 μΑ	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				11		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			10	μΑ
		$V_{GS} = 0 V$, $V_{DS} = 40 V$	T _J = 125°C			250	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$	_S = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 70 μΑ	1.2		2.2	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I _E	_O = 40 A		4.5	5.7	mΩ
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D) = 40 A		3.3	3.9	mΩ
Forward Transconductance	9FS	$V_{DS} = 3 \text{ V}, I_{D}$	= 40 A		106		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCES						
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			2600		pF
Output Capacitance	C _{oss}				1000		-
Reverse Transfer Capacitance	C _{rss}				43		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 40 \text{ A}$			21		nC
Total Gate Charge	Q _{G(TOT)}				43		пC
Threshold Gate Charge	Q _{G(TH)}				4.5		1
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 10 \text{ V}, V_{D}$ $I_{D} = 40 \text{ A}$	_S = 32 V, A		8.4		1
Gate-to-Drain Charge	Q_{GD}	ID = 407	,		6.9		1
Plateau Voltage	V_{GP}				3.3		V
SWITCHING CHARACTERISTICS (Note 5)			•		•		•
Turn-On Delay Time	t _{d(on)}				10		ns
Rise Time	t _r	$V_{GS} = 10 \text{ V}, V_D$	o = 32 V		38		7
Turn-Off Delay Time	t _{d(off)}	$I_D = 40 \text{ A}, R_G$	$= 2.5 \Omega$		33		1
Fall Time	t _f				7		1
DRAIN-SOURCE DIODE CHARACTERISTIC	S					ı	
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V},$ $T_{J} = 25$			0.88	1.2	V
			T _J = 125°C		0.78		1
Reverse Recovery Time	t _{RR}		<u> </u>		43		ns
Charge Time	ta	V_{GS} = 0 V, dIs/dt = 100 A/ μ s, I_S = 40 A			21		1
Discharge Time	tb				21		1
Reverse Recovery Charge	Q _{RR}				30		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Response

ORDERING INFORMATION

Order Number	Package	Shipping [†]
NVD5C454NLT4G	DPAK (Pb-Free)	2500 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


DATE 12 AUG 2025








	MILLIMETERS				
DIM	MIN	NOM	MAX		
А	2.18	2.28	2.38		
A1	0.00		0.13		
ь	0.63	0.76	0.89		
b2	0.72	0.93	1.14		
b3	4.57	5.02	5.46		
С	0.46	0.54	0.61		
c2	0.46	0.54	0.61		
D	5.97	6.10	6.22		
E	6.35	6.54	6.73		
е	2.29 BSC				
Н	9.40	9.91	10.41		
L	1.40	1.59	1.78		
L1	2.90 REF				
L2	0.51 BSC				
L3	0.89		1.27		
L4			1.01		
Z	3.93				












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
 BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT*

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.2	9P	PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C **ISSUE J**

DATE 12 AUG 2025

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code Α = Assembly Location = Wafer Lot L Υ = Year = Work Week ww = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:	ST	YLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATI	E PIN 1. AN	ODE P	IN 1. CATHODE	PIN 1. GATE
2. COLLE	CTOR 2. DRA	IN 2. CA	THODE	ANODE	2. ANODE
EMITTI	ER 3. SOU	RCE 3. AN	ODE	GATE	CATHODE
4. COLLE	CTOR 4. DRA	IN 4. CA	THODE	4. ANODE	4. ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 8: PIN 1. N/C 2. CATHODE 3. ANODE 4. CATHODE	3. RE	JODE NTHODE ESISTOR ADJUST NTHODE	STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.2	DPAK3 6.10x6.54x2.28, 2.29P		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales