

Up to 4 V, 3 A step-down 1.5 MHz switching regulator for automotive applications

Datasheet - production data



Features

- AECQ100 qualification
- 3 A DC output current
- 2.8 V to 4 V input voltage
- Output voltage adjustable from 0.8 V
- 1.5 MHz switching frequency
- Internal soft-start and enable
- Integrated 70 mΩ and 55 mΩ power MOSFETs
- All ceramic capacitor
- Power Good (POR)
- Cycle-by-cycle current limiting
- Current foldback short-circuit protection
- VFDFPN 3 x 3 - 8L package

Applications

- Designed for automotive systems
- Battery powered applications
- Car body applications

Description


The AST1S31 device is an internally compensated 1.5 MHz fixed-frequency PWM synchronous step-down regulator. The AST1S31 device operates from 2.8 V to 4 V input, while it regulates an output voltage as low as 0.8 V and up to V_{IN} .

The AST1S31 integrates a 70 mΩ high-side switch and a 55 mΩ synchronous rectifier allowing very high efficiency with very low output voltages.

The peak current mode control with an internal compensation deliver a very compact solution with a minimum component count.

The AST1S31 device is available in a 3 x 3 mm, 8 leads VFDFPN package.

Figure 1. Application circuit



Contents


1	Pin settings	4
1.1	Pin connection	4
1.2	Pin description	4
2	Maximum ratings	5
2.1	Thermal data	5
2.2	ESD performance	5
3	Electrical characteristics	6
4	Functional description	8
4.1	Output voltage adjustment	9
4.2	Soft-start	10
4.3	Error amplifier and control loop stability	10
4.4	Overcurrent protection	15
4.5	Enable function	17
4.6	Light load operation	18
4.7	Hysteretic thermal shutdown	18
5	Application information	19
5.1	Input capacitor selection	19
5.2	Inductor selection	20
5.3	Output capacitor selection	21
5.4	Thermal dissipation	22
5.5	Layout consideration	23
6	Demonstration board	25
7	Typical characteristics	27
8	Package information	31
8.1	VFDFPN8 (3 x 3 x 1.0 mm) package information	31

9	Ordering information	33
10	Revision history	34

1 Pin settings

1.1 Pin connection

Figure 2. Pin connection (top view)



1.2 Pin description

Table 1. Pin description

No.	Type	Description
1	VINA	Unregulated DC input voltage
2	EN	Enable input. With EN higher than 1.5 V the device is ON and with EN lower than 0.5 V the device is OFF.
3	FB	Feedback input. Connecting the output voltage directly to this pin the output voltage is regulated at 0.8 V. To have higher regulated voltages an external resistor divider is required from V_{OUT} to the FB pin.
4	AGND	Ground
5	PG	Open drain Power Good (POR) pin. It is released (open drain) when the output voltage is higher than $0.92 * V_{OUT}$ with a delay of 170 μ s. If the output voltage is below $0.92 * V_{OUT}$, the POR pin goes to low impedance immediately. If not used, it can be left floating or to GND.
6	VINSW	Power input voltage
7	SW	Regulator output switching pin
8	PGND	Power ground
9	ePAD	Exposed pad connected to ground

2 Maximum ratings

Stressing the device above the ratings listed in *Table 2: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Table 5: Electrical characteristics* of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{IN}	Input voltage	-0.3 to 5	V
V_{EN}	Enable voltage	-0.3 to V_{IN}	
V_{SW}	Output switching voltage	-1 to V_{IN}	
V_{PG}	Power on reset voltage (Power Good)	-0.3 to V_{IN}	
V_{FB}	Feedback voltage	-0.3 to 1.5	
P_{TOT}	Power dissipation at $T_A < 60^\circ\text{C}$	2.25	W
T_{OP}	Operating junction temperature range	-40 to 150	$^\circ\text{C}$
T_{stg}	Storage temperature range	-55 to 150	$^\circ\text{C}$

2.1 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Maximum thermal resistance junction ambient ⁽¹⁾	VFDFPN	$^\circ\text{C}/\text{W}$

1. Package mounted on demonstration board.

2.2 ESD performance

Table 4. ESD performance

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESD protection voltage	HBM	± 2	kV
		CDM corner pins	± 750	V
		CDM non-corner pins	± 500	

3 Electrical characteristics

$T_J = -40 \text{ }^\circ\text{C to } 125 \text{ }^\circ\text{C}$, $V_{IN} = 4 \text{ V}$, unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Values			Unit
			Min.	Typ.	Max.	
V_{IN}	Operating input voltage range		2.8		4	V
V_{INON}	Turn on V_{CC} threshold		2.3	2.45	2.6	
V_{INOFF}	Turn off V_{CC} threshold		1.85	2.0	2.15	
R_{DSON-P}	High-side switch on-resistance	$I_{SW} = 300 \text{ mA}, T_J = 25 \text{ }^\circ\text{C}$		70	110	$\text{m}\Omega$
		$I_{SW} = 300 \text{ mA}, T_J = 125 \text{ }^\circ\text{C}$			140	
R_{DSON-N}	Low-side switch on-resistance	$I_{SW} = 300 \text{ mA}, T_J = 25 \text{ }^\circ\text{C}$		55	90	$\text{m}\Omega$
		$I_{SW} = 300 \text{ mA}, T_J = 125 \text{ }^\circ\text{C}$			110	
I_{LIM}	Maximum limiting current		3.6		6	A
Oscillator						
F_{SW}	Switching frequency		1.2	1.5	1.9	MHz
Dynamic characteristics						
V_{FB}	Feedback voltage	(1)	0.790	0.8	0.810	V
		$I_o = 10 \text{ mA to } 4 \text{ A}$	0.776	0.8	0.824	
DC characteristics						
I_Q	Quiescent current	Duty cycle = 0, no load $V_{FB} = 1.2 \text{ V}$		630	1200	μA
I_{QST-BY}	Total standby quiescent current	OFF			1	μA
Enable						
V_{EN}	EN threshold voltage	Device ON level	1.5			V
		Device OFF level			0.5	
I_{EN}	EN current				0.1	μA
Power Good						
PG	PG threshold		92	94	96	$\%V_{FB}$
	PG output voltage low	$I_{sink} = 6 \text{ mA open drain}$			400	mV
	PG rise delay			170		μs
Soft-start						
T_{SS}	Soft-start duration			400		μs

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Values			Unit
			Min.	Typ.	Max.	
Protection						
T _{SHDN}	Thermal shutdown	(2)		150		°C
	Hysteresis	(2)		20		

1. T_j = 25 °C.

2. Guaranteed by design.


4 Functional description

The AST1S31 device is based on a “peak current mode”, constant frequency control. The output voltage V_{OUT} is sensed by the feedback pin (FB) compared to an internal reference (0.8 V) providing an error signal that, compared to the output of the current sense amplifier, controls the ON and OFF time of the power switch.

The main internal blocks are shown in the block diagram in *Figure 3*. They are:

- A fully integrated oscillator that provides the internal clock and the ramp for the slope compensation avoiding sub-harmonic instability
- The soft-start circuitry to limit inrush current during the start-up phase.
- The transconductance error amplifier
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switches.
- The drivers for embedded P-channel and N-channel power MOSFET switches.
- The high-side current sensing block.
- The low-side current sense to implement diode emulation.
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- A thermal shutdown block, to prevent a thermal runaway.

Figure 3. Block diagram



4.1 Output voltage adjustment

The error amplifier reference voltage is 0.8 V typical. The output voltage is adjusted according to the following formula (see [Figure 1 on page 1](#)):

Equation 1


$$V_{OUT} = 0.8 \times \left(1 + \frac{R_1}{R_2}\right)$$

The internal architecture of the device requires a minimum off time, cycle-by-cycle, for the output voltage regulation. The minimum off time is typically equal to 94 ns.

The control loop compensates for conversion losses with duty cycle control. Since the power losses are proportional to the delivered output power, the duty cycle increases with the load current request.

[Figure 4](#) shows the maximum regulated output voltage over the input voltage range at different loading conditions.

Figure 4. Maximum output voltage over loading conditions



4.2 Soft-start

The soft-start is essential to assure the correct and safe startup of the step-down converter. It avoids an inrush current surge and makes the output voltage rise monotonically.

The soft-start is managed ramping the reference of the error amplifier from 0 V to 0.8 V. The internal soft-start capacitor is charged with a resistor to 0.8 V, then the FB pin follows the reference so that the output voltage is regulated to rise to the set value monotonically.

4.3 Error amplifier and control loop stability

The error amplifier provides the error signal to be compared with the high-side switch current through the current sense circuitry. The non-inverting input is connected with the internal 0.8 V reference, whilst the inverting input is the FB pin. The compensation network is internal and connected between the E/A output and GND.

The error amplifier of the AST1S31 device is a transconductance operational amplifier, with high bandwidth and high output impedance.

The characteristics of the uncompensated error amplifier are listed in [Table 6](#):


Table 6. Error amplifier characteristics

Description	Value
DC gain	94 dB
gm	228 μ A/V
R_O	212 M Ω

The AST1S31 device embeds the compensation network that assures the stability of the loop in the whole operating range. On the next pages all the tools needed to check the loop stability will be explained.

In [Figure 5](#) is shown the simple small signal model for the peak current mode control loop.

Figure 5. Block diagram of the loop for the small signal analysis



Three main terms can be identified to obtain the loop transfer function:

1. From control (output of E/A) to output, $G_{CO}(s)$
2. From output (V_{OUT}) to FB pin, $G_{DIV}(s)$
3. From FB pin to control (output of E/A), $G_{EA}(s)$.

The transfer function from control to output $G_{CO}(s)$ results:

Equation 2

$$G_{CO}(s) = \frac{R_{LOAD}}{R_i} \cdot \frac{1}{1 + \frac{R_{out} \cdot T_{SW}}{L} \cdot [m_C \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \cdot F_H(s)$$

where R_{LOAD} represents the load resistance, R_i the equivalent sensing resistor of the current sense circuitry (0.38Ω), ω_p the single pole introduced by the LC filter and ω_z the zero given by the ESR of the output capacitor.

$F_H(s)$ accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

Equation 3

$$\omega_z = \frac{1}{ESR \cdot C_{OUT}}$$

Equation 4

$$\omega_p = \frac{1}{R_{LOAD} \cdot C_{OUT}} + \frac{m_C \cdot (1 - D) - 0.5}{L \cdot C_{OUT} \cdot f_{SW}}$$

where:

Equation 5

$$\begin{cases} m_C = 1 + \frac{S_e}{S_n} \\ S_e = V_{pp} \cdot f_{SW} \\ S_n = \frac{V_{IN} - V_{OUT}}{L} \cdot R_i \end{cases}$$

S_n represents the ON time slope of the sensed inductor current, S_e the slope of the external ramp (V_{pp} peak-to-peak amplitude - 0.55 V) that implements the slope compensation to avoid sub-harmonic oscillations at a duty cycle over 50%.

The sampling effect contribution $F_H(s)$ is:

Equation 6

$$F_H(s) = \frac{1}{1 + \frac{s}{\omega_n \cdot Q_p} + \frac{s^2}{\omega_n^2}}$$

where:

Equation 7

$$Q_P = \frac{1}{\pi \cdot [m_C \cdot (1 - D) - 0.5]}$$

and

Equation 8


$$\omega_n = \pi \cdot f_{SW}$$

The resistor to adjust the output voltage gives the term from output voltage to the FB pin. $G_{DIV}(s)$ is:

$$G_{DIV}(s) = \frac{R_2}{R_1 + R_2}$$

The transfer function from FB to Vc (output of E/A) introduces the singularities (poles and zeroes) to stabilize the loop. In [Figure 6](#) is shown the small signal model of the error amplifier with the internal compensation network.

Figure 6. Small signal model for the error amplifier



R_C and C_C introduce a pole and a zero in the open loop gain. C_P does not significantly affect system stability and can be neglected.

So $G_{EA}(s)$ results:

Equation 9

$$G_{EA}(s) = \frac{G_{EA0} \cdot (1 + s \cdot R_c \cdot C_c)}{s^2 \cdot R_0 \cdot (C_0 + C_p) \cdot R_c \cdot C_c + s \cdot (R_0 \cdot C_c + R_0 \cdot (C_0 + C_p) + R_c \cdot C_c) + 1}$$

Where $G_{EA} = G_m \cdot R_o$

The poles of this transfer function are (if $C_c \gg C_0 + C_p$):

Equation 10

$$f_{PLF} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c}$$

Equation 11

$$f_{P\text{ HF}} = \frac{1}{2 \cdot \pi \cdot R_c \cdot (C_0 + C_p)}$$

whereas the zero is defined as:

Equation 12

$$f_z = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c}$$

The embedded compensation network is $R_C = 80 \text{ k}\Omega$, $C_C = 55 \text{ pF}$ while C_P and C_O can be considered as negligible. The error amplifier output resistance is $212 \text{ M}\Omega$ so the relevant singularities are:

Equation 13

$$f_z = 36,2 \text{ kHz} \quad f_{P\text{ LF}} = 13,6 \text{ Hz}$$

So closing the loop, the loop gain $G_{\text{LOOP}}(s)$ is:

Equation 14

$$G_{\text{LOOP}}(s) = G_{CO}(s) \cdot G_{DIV}(s) \cdot G_{EA}(s)$$


Example:

$V_{IN} = 3.3 \text{ V}$, $V_{OUT} = 1.2 \text{ V}$, $I_{O\text{ max}} = 3 \text{ A}$, $L = 1.0 \mu\text{H}$, $C_{out} = 47 \mu\text{F}$ (MLCC), $R1 = 10 \text{ k}\Omega$, $R2 = 20 \text{ k}\Omega$.

The module and phase Bode plot are reported in [Figure 7](#).

The bandwidth is 110 kHz and the phase margin is 65 degree.

Figure 7. Module and phase Bode plot



4.4 Overcurrent protection

The AST1S31 device implements overcurrent protection sensing the current flowing through the high-side current switch.

If the current exceeds the overcurrent threshold the high-side is turned off, implementing a cycle-by-cycle current limitation. Since the regulation loop is no more fixing the duty cycle, the output voltage is unregulated and the FB pin falls accordingly to the new duty cycle.

The mechanism to adjust the switching under current foldback condition exploits the low-side current sense circuitry.

If the FB is lower than 0.2 V, the high-side power MOSFET is turned off after the minimum conduction time (approximately 100 nsec typ.), then, after a proper deadtime that avoids the cross conduction, the low-side is turned on until the low-side current is lower than a valley threshold (1.5 A typ.). Once the low-side is turned off, the high-side is immediately turned on.

In this way the frequency is adjusted to keep the inductor current ripple between the peak current value that could be evaluated by the following equation:

Equation 15

$$I_{\text{Peak}} = I_{\text{Valley}} + \frac{V_{\text{In}} + V_{\text{Out}} - (DCR_L + R_{\text{DS(on)HS}}) \times I_{\text{Valley}}}{L} \times (T_{\text{Onmin}})$$

where DCR_L is the series resistance of the inductor and the measured value of valley current threshold (1.5 A typ.), so properly limiting the output current in case of the overcurrent or short-circuit.

The overcurrent protection is always effective when $V_{\text{FB}} < 0.2$ V thanks to the natural frequency reduction.

No frequency foldback is otherwise implemented when $V_{\text{FB}} > 0.2$ V. In this case, when the current ripple during the on phase is bigger than the one during the off phase, there will be a peak current level higher than the current limit threshold.

The following equations show the inductor current ripple during the ON and OFF phases in case of overcurrent condition:

On phase:

Equation 16

$$\Delta I_{\text{Ton}} = \frac{V_{\text{In}} - V_{\text{Out}} - (DCR_L + R_{\text{DS(on)HS}}) \times I}{L} \times (T_{\text{Onmin}})$$

Where:

Equation 17

$$V_{\text{out}} = V_{\text{FB}} \times \frac{V_{\text{OUTSet}}}{0.8}$$

It's also possible to define the output voltage in function of input voltage, on phase time and switching frequency:

Equation 18

$$V_{\text{OUTSet}} = V_{\text{IN}} \times D_{\text{MIN}} = V_{\text{IN}} \times \frac{T_{\text{OnMin}}}{T_{\text{SW}}}$$

So the on phase equation results:

Equation 19

$$\Delta I_{\text{TON}}(V_{\text{FB}}) = \frac{V_{\text{IN}} - V_{\text{FB}} \times \frac{V_{\text{IN}} \times T_{\text{ONMin}}}{0.8 \times T_{\text{SW}}} - (DCR_L + R_{\text{DS(ON)HighSide}}) \times I}{L} \times T_{\text{ONMin}}$$

Off phase:

Equation 20

$$\Delta I_{\text{TOFF}} = \frac{-(R_{\text{DS(ON)LowSide}} + DCR_L) \times I - V_{\text{OUT}} \times T_{\text{SW}}}{L}$$

It is possible repeat the considerations realized to the on phase equation. So it's possible write the off phase equation in the following manner:

Equation 21

$$\Delta I_{TOFF}(V_{FB}) = \frac{-(R_{DS(ON)LowSide} + DCR_L) \times I - V_{FB} \times \frac{V_{IN} \times T_{ONMin}}{0.8 \times T_{SW}}}{L} \times T_{SW}$$


The peak current escalates over the peak current threshold (called "OCP1") if:

Equation 22

$$\Delta I_{TON}(V_{FB}) > \Delta I_{TOFF}(V_{FB})$$

In case the current escalates up to a further current threshold (called "OCP2"), slightly higher than the OCP1, the converter stops the switching activity, the reference of the error amplifier is pulled down and then it restarts with a new soft-start procedure. If the overcurrent condition is still active, the current foldback with frequency reduction properly limit the output current.

Figure 8. Overcurrent protection region



4.5 Enable function

The enable feature allows to put the device into the standby mode. With the EN pin lower than 0.4 V, the device is disabled and the power consumption is reduced to less than 10 μ A. With the EN pin higher than 1.2 V, the device is enabled. If the EN pin is left floating, an internal pull-down ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also V_{IN} compatible.

4.6 Light load operation

With peak current mode control loop the output of the error amplifier is proportional to the load current. In order to increase the efficiency in light load conditions, when the output of the error amplifier falls below a certain threshold, the high-side turn on is prevented.

This mechanism reduces the switching frequency at light load in order to save the switching losses.

4.7 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 °C. Once the junction temperature goes back to about 130 °C, the device restarts in normal operation.

5 Application information

5.1 Input capacitor selection

The capacitor connected to the input must be capable of supporting the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

Equation 23

$$I_{RMS} = I_O \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}$$

where I_O is the maximum DC output current, D is the duty cycle, and η is the efficiency. Considering $\eta = 1$, this function has a maximum at $D = 0.5$ and is equal to $I_O/2$.

The peak-to-peak voltage across the input capacitor can be calculated as:

Equation 24

$$V_{PP} = \frac{I_O}{C_{IN} \cdot F_{SW}} \cdot \left[\left(1 - \frac{D}{\eta}\right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_O$$

where ESR is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can well meet the requirements of the input filter sustaining a higher input RMS current than electrolytic / tantalum types. In this case the equation of C_{IN} as a function of the target peak-to-peak voltage ripple (V_{PP}) can be written as follows:

Equation 25

$$C_{IN} = \frac{I_O}{V_{PP} \cdot F_{SW}} \cdot \left[\left(1 - \frac{D}{\eta}\right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]$$

neglecting the small ESR of ceramic capacitors.

Considering $\eta = 1$, this function has its maximum in $D = 0.5$, therefore, given the maximum peak-to-peak input voltage (V_{PP_MAX}), the minimum input capacitor (C_{IN_MIN}) value is:

Equation 26

$$C_{IN_MIN} = \frac{I_O}{2 \cdot V_{PP_MAX} \cdot F_{SW}}$$

Typically, C_{IN} is dimensioned to keep the maximum peak-to-peak voltage ripple in the order of 1% of V_{INMAX} .

The placement of the input capacitor is very important to avoid noise injection and voltage spikes on the input voltage pin. So the C_{IN} must be placed as close as possible to the

VIN_SW pin. In *Table 7* some multilayer ceramic capacitors suitable for this device are given.

Table 7. Input MLCC capacitors

Manufacturer	Series	Cap value (μF)	Rated voltage (V)
Murata	GRM21	10	10
	C3225	10	25
	C3216	10	16
TAIYO YUDEN	LMK212	22	10

A ceramic bypass capacitor, as close as possible to the VINA pin so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 330 nF to 1 μF .

5.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value to have the expected current ripple must be selected. The rule to fix the current ripple value is to have a ripple at 20% - 40% of the output current.

In continuous current mode (CCM), the inductance value can be calculated by *Equation 27*:

Equation 27

$$\Delta I_L = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT}}{L} \cdot T_{OFF}$$

where T_{ON} is the conduction time of the high-side switch and T_{OFF} is the conduction time of the low-side switch (in CCM, $F_{SW} = 1/(T_{ON} + T_{OFF})$). The maximum current ripple, given the V_{OUT} , is obtained at maximum T_{OFF} , that is, at the minimum duty cycle (see previous section to calculate minimum duty). So by fixing $\Delta I_L = 20\%$ to 30% of the maximum output current, the minimum inductance value can be calculated:

Equation 28

$$L_{MIN} = \frac{V_{OUT}}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SWMIN}}$$

where F_{SWMIN} is the minimum switching frequency, according to *Table 5: Electrical characteristics on page 6*. The slope compensation, to prevent the sub-harmonic instability in the peak current control loop, is internally managed and so fixed. This implies a further lower limit for the inductor value. To assure sub-harmonic stability:

Equation 29

$$L > V_{out} / (2 \cdot V_{pp} \cdot f_{sw})$$

where V_{pp} is the peak-to-peak value of the slope compensation ramp. The inductor value selected based on *Equation 28* must satisfy *Equation 29*.

The peak current through the inductor is given by [Equation 30](#):

Equation 30

$$I_{L,PK} = I_O + \frac{\Delta I_L}{2}$$

So if the inductor value decreases, the peak current (which must be lower than the current limit of the device) increases. The higher the inductor value, the higher the average output current that can be delivered, without reaching the current limit.

In [Table 8](#) some inductor part numbers are listed.

Table 8. Inductors

Manufacturer	Series	Inductor value (μH)	Saturation current (A)
Coilcraft	XAL50xx	1.2 to 3.3	6.3 to 9
	XAL60xx	2.2 to 5.6	7.4 to 11
	MSS1048	1.0 to 3.8	6.5 to 11
Würth	WE-HCI 7030	1.5 to 4.7	7 to 14
	WE-PD type L	1.5 to 3.5	6.4 to 10
Coiltronics	DR73	1.0 to 2.2	5.5 to 7.9
	DR74	1.5 to 3.3	5.4 to 8.35

5.3 Output capacitor selection

The current in the output capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

Equation 31

$$\Delta V_{OUT} = ESR \cdot \Delta I_{MAX} + \frac{\Delta I_{MAX}}{8 \cdot C_{OUT} \cdot f_{SW}}$$

For a ceramic (MLCC) capacitor, the capacitive component of the ripple dominates the resistive one. While for an electrolytic capacitor the opposite is true.

As the compensation network is internal, the output capacitor should be selected in order to have a proper phase margin and then a stable control loop.

The equations of [Section 5.2](#) help to check loop stability given the application conditions, the value of the inductor and of the output capacitor.

In *Table 9* some capacitor series are listed.

Table 9. Output capacitors

Manufacturer	Series	Cap value (μF)	Rated voltage (V)	ESR ($\text{m}\Omega$)
Murata	GRM32	22 to 100	6.3 to 25	< 5
	GRM31	10 to 47	6.3 to 25	< 5
Panasonic	ECJ	10 to 22	6.3	< 5
	EEFCD	10 to 68	6.3	15 to 55
Sanyo	TPA/B/C	100 to 470	4 to 16	40 to 80
TDK	C3225	22 to 100	6.3	< 5

5.4 Thermal dissipation

The thermal design is important to prevent the thermal shutdown of the device if junction temperature goes above 150 °C. The three different sources of losses within the device are:

- a) conduction losses due to the on-resistance of high-side switch (R_{HS}) and low-side switch (R_{LS}); these are equal to:

Equation 32

$$P_{COND} = R_{HS} \cdot I_{OUT}^2 \cdot D + R_{LS} \cdot I_{OUT}^2 \cdot (1 - D)$$

where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between V_{OUT} and V_{IN} , but it is actually slightly higher to compensate the losses of the regulator.

- b) switching losses due to high-side power MOSFET turn-on and turn-off; these can be calculated as:

Equation 33

$$P_{SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} \cdot F_{SW} = V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW}$$

where T_{RISE} and T_{FALL} are the overlap times of the voltage across the high-side power switch (V_{DS}) and the current flowing into it during the turn-on and turn-off phases, as shown in *Figure 9*. T_{SW} is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns.

- c) Quiescent current losses, calculated as:

Equation 34

$$P_Q = V_{IN} \cdot I_Q$$

where I_Q is the quiescent current ($I_Q = 1.2 \text{ mA maximum}$).


The junction temperature T_J can be calculated as:

Equation 35

$$T_J = T_A + R_{thJA} \cdot P_{TOT}$$

where T_A is the ambient temperature and P_{TOT} is the sum of the power losses just seen. R_{thJA} is the equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The R_{thJA} measured on the demonstration board described in [Section 5.5](#) is about 50 °C/W.

Figure 9. Switching losses



5.5 Layout consideration

The PC board layout of the switching DC-DC regulator is very important to minimize the noise injected in high impedance nodes, to reduce interference generated by the high switching current loops and to optimize the reliability of the device.

In order to avoid EMC problems, the high switching current loops must be as short as possible. In the buck converter there are two high switching current loops: during the on-time, the pulsed current flows through the input capacitor, the high-side power switch, the inductor and the output capacitor; during the off-time, through the low-side power switch, the inductor and the output capacitor.

The input capacitor connected to $V_{IN,SW}$ must be placed as close as possible to the device, to avoid spikes on $V_{IN,SW}$ due to the stray inductance and the pulsed input current.


In order to prevent dynamic unbalance between $V_{IN,SW}$ and $V_{IN,LA}$, the trace connecting the $V_{IN,LA}$ pin to the input must be derived from $V_{IN,SW}$.

The feedback pin (FB) connection to the external resistor divider is a high impedance node, so the interference can be minimized by routing the feedback node with a very short trace and as far as possible from the high current paths.

A single point connection from signal ground to power ground is suggested.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction to ambient; so a large ground plane, soldered to the exposed pad, enhances the thermal performance of the converter allowing high power conversion.

Figure 10. PCB layout example



6 Demonstration board

Figure 11. Demonstration board schematic





Table 10. Component list

Reference	Part number	Description	Manufacturer
U1	AST1S31		ST
L1	DR73 2R2	2.2 μH, Isat = 5.5 A	Coiltronics
C1	C3225X7RE106K	10 μF 25 V X7R	TDK
C2	C3225X7R1C226M	22 μF 16 V X7R	TDK
C3		1 μF 25 V X7R	
C4		NC	
R1		62.5 kΩ	
R2		20 kΩ	
R3		10 kΩ	

Figure 12. Demonstration board PCB top and bottom, DFN package



AM11425v1

7 Typical characteristics

Figure 13. Efficiency curves: $V_{IN} = 3.3$ V




Figure 14. Efficiency curves: $V_{IN} = 3.3$ V (log scale)






Figure 15. Load regulation ($V_{IN} = 3.3 \text{ V}$)Figure 16. Efficiency curves: $V_{IN} = 4.0 \text{ V}$ 








Figure 17. Efficiency curves: $V_{IN} = 4.0$ V (log scale)Figure 18. Load regulation ($V_{IN} = 4.0$ V)

Figure 19. Line regulation ($V_{OUT} = 1.8 \text{ V}$)**Figure 20. Line regulation ($V_{OUT} = 1.2 \text{ V}$)****Figure 21. Overcurrent protection OCP1 ($I_{OUT} = 2 \text{ A}$)****Figure 22. Overcurrent protection OCP2 ($I_{OUT} = 2 \text{ A}$)****Figure 23. Zero load operation****Figure 24. 50 mA operation**

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.

8.1 VFDFPN8 (3 x 3 x 1.0 mm) package information

Figure 25. VFDFPN8 (3 x 3 x 1.0 mm) package outline




Table 11. VFDFPN8 (3 x 3 x 1.0 mm) package mechanical data

Symbol	Dimensions					
	mm			inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.80	0.90	1.00	0.0315	0.0354	0.0394
A1	0.0		0.05	0.0		0.0020
b	0.25	0.30	0.35	0.0098	0.0118	0.0138
D	2.95	3.00	3.05	0.1161	0.1181	0.1201
D2	2.234	2.384	2.484	0.0878	0.0937	0.0976
E	2.95	3.00	3.05	0.1161	0.1181	0.1201
E2	1.496	1.646	1.746	0.0589	0.0648	0.0687
e		0.65			0.0256	
L	0.30	0.40	0.50	0.0118	0.0157	0.0197

9 Ordering information

Table 12. Order code

Order code	Package
AST1S31PUR	VFDFPN 3 x 3 8L

10 Revision history

Table 13. Document revision history

Date	Revision	Changes
26-Nov-2014	4	Updated main title: Up to 4 V, 3 A step-down 1.5 MHz switching regulator for automotive applications on page 1. Updated Section: Applications on page 1.
03-Mar-2016	5	Updated value in Table 3 on page 5 and Section 6.4 on page 22 (replaced 40 °C/W by 50 °C/W). Updated Section 5.1 on page 9 (updated text and replaced Figure 4 by new figure). Updated Section 8 on page 27 (replaced figures from Figure 13 on page 27 to Figure 18 on page 29 by new figures). Minor modifications throughout document.
03-Aug-2018	6	Updated Figure 1: Application circuit on the cover page.
05-Aug-2020	7	Added Section 2.2: ESD performance .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

