

2.3V-3.6V, 16M-BIT [x 1/x 2] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY

# **Key Features**

- 2.3V-3.6V for Read, Erase and Program Operations
- Multi I/O Support Single I/O and Dual I/O





# **Contents**

1. FEATU	RES	4
2. GENER	RAL DESCRIPTION	5
	Table 1. Additional Feature	5
3. PIN CO	NFIGURATIONS	
4. PIN DE	SCRIPTION	6
5. BLOCK	( DIAGRAM	7
	PROTECTION	
	Table 2. Protected Area Sizes	
7. MEMOI	RY ORGANIZATION	
	Table 3. Memory Organization	
8. DEVICE	E OPERATION	
	AND DESCRIPTION	
	Table 4. Command Set	
9-1.	Write Enable (WREN)	
9 <b>-</b> 2.	Write Disable (WRDI)	
9 <b>-</b> 3.	Read Identification (RDID)	
9-4.	Read Electronic Signature (RES)	
9-5.	Factory Mode Enable (FMEN)	
9-6.	Read Electronic Manufacturer ID & Device ID (REMS)	19
9-7.	ID Read	20
	Table 5. ID Definitions	20
9-8.	Read Status Register (RDSR)	21
	Table 6. Status Register	23
9-9.	Write Status Register (WRSR)	
	Table 7. Protection Modes	
	Read Data Bytes (READ)	
9-11.	Read Data Bytes at Higher Speed (FAST_READ)	
9-12.	Dual Read Mode (DREAD)	
	Sector Erase (SE)	
9-14.	( - /	
	Block Erase (BE)	
	Chip Erase (CE)	
9-17.	Page Program (PP)	
9-18. 9-19.	Deep Power-down (DP)  Release from Deep Power-down (RDP), Read Electronic Signature (RES)	
9-19. 9-20.	Read SFDP Mode (RDSFDP)	
9-20. 9-21.	Factory Mode Sector Erase	
9-21. 9-22.	Factory Mode 32KB Block Erase	
9-22.	Factory Mode 64KB Block Erase	
	Factory Mode Chip Erase	

Downloaded from Arrow.com.



10. POWER-ON STATE	44
11. ELECTRICAL SPECIFICATIONS	45
Table 8. Absolute Maximum Ratings	45
Table 9. Capacitance	45
Table 10. DC Characteristics	47
Table 11. AC Characteristics	48
12. OPERATING CONDITIONS	
Table 12. Power-Up/Down Voltage and Timing	52
12-1. Initial Delivery State	
13. ERASE AND PROGRAMMING PERFORMANCE	
14. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)	53
15. LATCH-UP CHARACTERISTICS	54
16. ORDERING INFORMATION	55
17. PART NAME DESCRIPTION	56
18. PACKAGE INFORMATION	57
18-1. 8-pin SOP (150mil)	57
18-2. 8-pin SOP (200mil)	
18-3. 8-land WSON (6x5mm)	
19. REVISION HISTORY	

Downloaded from **Arrow.com.** 



# 2.3V-3.6V 16M-BIT [x 1/x 2/x 4] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY

#### 1. FEATURES

#### **GENERAL**

- Supports Serial Peripheral Interface -- Mode 0 and Mode 3
- 16,777,216 x 1 bit structure or 8,388,608 x 2 bits (two I/O mode) structure
- Equal Sectors with 4K byte each, Equal Blocks with 32K byte each, or Equal Blocks with 64K byte each
  - Any Block can be erased individually
- · Single Power Supply Operation
  - Operation Voltage: 2.3V-3.6V for Read, Erase and Program Operations
- Latch-up protected to 100mA from -1V to Vcc +1V

#### **PERFORMANCE**

- High Performance
  - Fast read (2.7V-3.6V)
    - 1 I/O: 104MHz with 8 dummy cycles
    - 11/20: 104MHz with 8 dummy cycles, equivalent to 208MHz
  - Fast program and erase time
- Low Power Consumption
- Typical 100,000 erase/program cycles
- 20 years data retention

#### **SOFTWARE FEATURES**

- · Input Data Format
  - 1-byte Command code
- Advanced Security Features
  - Block lock protection

The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions

- Auto Erase and Auto Program Algorithm
  - Automatically erases and verifies data at selected sector or block
  - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)

- Status Register Feature
- · Electronic Identification
  - JEDEC 1-byte manufacturer ID and 2-byte device ID
  - RES command for 1-byte Device ID
  - REMS command for 1-byte manufacturer ID and 1-byte device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode

#### HARDWARE FEATURES

- SCLK Input
  - Serial clock input
- SI/SIO0
  - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode
- SO/SIO1
  - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode
- WP#
  - Hardware write protection
- PACKAGE
  - 8-pin SOP (150mil)
  - 8-pin SOP (200mil)
  - 8-land WSON (6x5mm)
  - All devices are RoHS Compliant and Halogenfree

#### 2. GENERAL DESCRIPTION

MX25V1606F is 16Mb bits Serial NOR Flash memory, which is configured as 2,097,152 x 8 internally.

MX25V1606F features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output.

The MX25V1606F MXSMIO<sup>®</sup> (Serial Multi I/O) provides sequential read operation on the whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis. Erase command is executed on 4K-byte sector, or 32KB block (32K-byte), or 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

The MX25V1606F utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after typical 100,000 program and erase cycles.


**Table 1. Additional Feature** 

Protection and Security	MX25V1606F	
Flexible Block Protection (BP0-BP3)	V	


Fast Read Performance								
I/O 1 I/O 11/2O								
Dummy Cycle	8	3	8					
Voltage Range	2.3V-2.7V	2.7V-3.6V	2.3V-2.7V	2.7V-3.6V				
Frequency	50MHz	104MHz	50MHz	104MHz				

#### 3. PIN CONFIGURATIONS

## 8-PIN SOP (150mil) / 8-PIN SOP (200mil)



## 8-LAND WSON (6x5mm)



## 4. PIN DESCRIPTION


SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O read mode)
SCLK	Clock Input
WP#	Write Protection Active Low
VCC	Power Supply
GND	Ground
NC	No Connection

**Note:** The pin of WP# will remain internal pull up function while this pin is not physically connected in system configuration.

However, the internal pull up function will be disabled if the system has physical connection to WP# pin.



## 5. BLOCK DIAGRAM





#### 6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Power-on reset: to avoid sudden power switch by system power supply transition, the power-on reset may protect the Flash.
- Valid command length checking: The command length will be checked whether it is at byte base and completed
  on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other commands to change data.
- Deep Power Down Mode: By entering deep power down mode, the flash device is under protected from writing all commands except toggling the CS#. For more detail please see "9-18. Deep Power-down (DP)".
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.

#### I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as "Table 2. Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and Status Register Write Protect (SRWD) bit. If the system goes into four I/O mode, the feature of HPM will be disabled.



**Table 2. Protected Area Sizes** 

## **Protected Area Sizes**

Status bit				Protect Level	
BP3	BP2	BP1	BP0	16Mb	
0	0	0	0	0 (none)	
0	0	0	1	1 (1block, block 31 <sup>st</sup> )	
0	0	1	0	2 (2blocks, block 30 <sup>th</sup> -31 <sup>st</sup> )	
0	0	1	1	3 (4blocks, block 28 <sup>th</sup> -31 <sup>st</sup> )	
0	1	0	0	4 (8blocks, block 24 <sup>th</sup> -31 <sup>st</sup> )	
0	1	0	1	5 (16blocks, block 16 <sup>th</sup> -31 <sup>st</sup> )	
0	1	1	0	6 (32blocks, protect all)	
0	1	1	1	7 (32blocks, protect all)	
1	0	0	0	8 (32blocks, protect all)	
1	0	0	1	9 (32blocks, protect all)	
1	0	1	0	10 (16blocks, 0 <sup>th</sup> -15 <sup>th</sup> )	
1	0	1	1	11 (24blocks, 0 <sup>th</sup> -23 <sup>rd</sup> )	
1	1	0	0	12 (28blocks, 0 <sup>th</sup> -27 <sup>th</sup> )	
1	1	0	1	13 (30blocks, 0 <sup>th</sup> -29 <sup>th</sup> )	
1	1	1	0	14 (31blocks, 0 <sup>th</sup> -30 <sup>th</sup> )	
1	1	1	1	15 (32blocks, protect all)	

**Note:** The device is ready to accept a Chip Erase instruction if, and only if, all Block Protect (BP3, BP2, BP1, BP0) are 0.



# 7. MEMORY ORGANIZATION

# **Table 3. Memory Organization**

Block(64K-byte)	Block(32K-byte)	Sector (4K-byte)	Address Range		
		511	1FF000h	1FFFFFh	
	63	:	:	:	
31		504	1F8000h	1F8FFFh	
0.		503	1F7000h	1F7FFFh	
	62	:	:	:	
		496	1F0000h	1F0FFFh	
		495	1EF000h	1EFFFFh	
	61	:	:	:	
30		488	1E8000h	1E8FFFh	
30	60	487	1E7000h	1E7FFFh	
		:	:	:	
		480	1E0000h	1E0FFFh	
		479	1DF000h	1DFFFFh	
	59	:	:	:	
29		472	1D8000h	1D8FFFh	
29		471	1D7000h	1D7FFFh	
	58	:			
		464	1D0000h	1D0FFFh	



		47	02F000h	02FFFFh
	5	:		÷
2		40	028000h	028FFFh
-		39	027000h	027FFFh
	4	i	:	i
		32	020000h	020FFFh
		31	01F000h	01FFFFh
	3	÷	:	:
1		24	018000h	018FFFh
'	2	23	017000h	017FFFh
		:	:	:
		16	010000h	010FFFh
		15	00F000h	00FFFFh
0	1	:	:	:
		8	008000h	008FFFh
	0	7	007000h	007FFFh
		:	:	:
		0	000000h	000FFFh



#### 8. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this device, it enters standby mode and remains in standby mode until next CS# falling edge. In standby mode, SO pin of the device is High-Z.
- 3. When correct command is inputted to this device, it enters active mode and remains in active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as "Figure 1. Serial Modes Supported".
- 5. For the following instructions: RDID, RDSR, READ, FAST\_READ, DREAD, RDSFDP, RES, REMS, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE32K, BE, CE, PP, DP the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. While a Write Status Register, Program or Erase operation is in progress, access to the memory array is neglected and will not affect the current operation of Write Status Register, Program, Erase.





Figure 1. Serial Modes Supported

#### Note


CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



# Figure 2. Serial Input Timing



# Figure 3. Output Timing





## 9. COMMAND DESCRIPTION

**Table 4. Command Set** 

			Addres	ss Byte			
Command	Command Code	Total ADD Byte	Byte 1	Byte 2	Byte 3	Dummy Cycle	Data Byte
Array access							
READ (normal read)	03 (hex)	3	ADD1	ADD2	ADD3	0	1- ∞
FAST READ (fast read data)	0B (hex)	3	ADD1	ADD2	ADD3	8 *	1- ∞
DREAD (1I 2O read)	3B (hex)	3	ADD1	ADD2	ADD3	8 *	1- ∞
PP (page program)	02 (hex)	3	ADD1	ADD2	ADD3	0	1-256
SE (sector erase)	20 (hex)	3	ADD1	ADD2	ADD3	0	0
BE 32K (block erase 32KB)	52 (hex)	3	ADD1	ADD2	ADD3	0	0
BE (block erase 64KB)	D8 (hex)	3	ADD1	ADD2	ADD3	0	0
CE (chip erase)	60 or C7 (hex)	0				0	0
RDSFDP (Read SFDP)	5A (hex)	3	ADD1	ADD2	ADD3	8	1- ∞
Device operation							
WREN (write enable)	06 (hex)	0				0	0
WRDI (write disable)	04 (hex)	0				0	0
DP (Deep power down)	B9 (hex)	0				0	0
FMEN (factory mode enable)	41 (hex)	0				0	0
Register Access							
RDID (read identification)	9F (hex)	0				0	3
RES (read electronic ID)	AB (hex)	0	Dummy	Dummy	Dummy	0	1
RES (release from deep power down)	AB (hex)	0				0	0
REMS (read electronic manufacturer & device ID)	90 (hex)	1	Dummy	Dummy	ADD Note1	0	2
RDSR (read status register)	05 (hex)	0				0	1
WRSR (write status register)	01 (hex)	0				0	1

Note 1: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 2: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.


## 9-1. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, SE, BE32K, BE, CE, and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→sending WREN instruction code→ CS# goes high.

The SIO[3:1] are "don't care".

Figure 4. Write Enable (WREN) Sequence



#### 9-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.


The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high.

The SIO[3:1] are "don't care".

The WEL bit is reset by following situations:

- Power-up
- Completion of Write Disable (WRDI) instruction
- Completion of Write Status Register (WRSR) instruction
- Completion of Page Program (PP) instruction
- Completion of Sector Erase (SE) instruction
- Completion of Block Erase 32KB (BE32K) instruction
- Completion of Block Erase (BE) instruction
- Completion of Chip Erase (CE) instruction

Figure 5. Write Disable (WRDI) Sequence






## 9-3. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID and Device ID are listed as "Table 5. ID Definitions".

The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code $\rightarrow$ 24-bits ID data out on SO $\rightarrow$  to end RDID operation can drive CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 6. Read Identification (RDID) Sequence




## 9-4. Read Electronic Signature (RES)

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as "Table 5. ID Definitions". This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

The SIO[3:1] are "don't care".

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low.

Figure 7. Read Electronic Signature (RES) Sequence



#### 9-5. Factory Mode Enable (FMEN)


The Factory Mode Enable (FMEN) instruction is for enhance Program and Erase performance for increase factory production throughput. The FMEN instruction need to combine with the instructions which are intended to change the device content, like SE, BE32K, BE, and CE.

The sequence of issuing FMEN instruction is: CS# goes low $\rightarrow$ sending FMEN instruction code $\rightarrow$  CS# goes high. A valid factory mode operation need to included three sequences: WREN instruction  $\rightarrow$  FMEN instruction $\rightarrow$  Erase instruction.

The FMEN is reset by following situations

- Power-up
- SE command completion
- BE32K command completion
- BE command completion
- CE command completion
- PGM command completion

Figure 8. Factory Mode Enable (FMEN) Sequence





#### 9-6. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in "Table 5. ID Definitions".

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7-A0). After which the manufacturer ID for Macronix (C2h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.




Figure 9. Read Electronic Manufacturer & Device ID (REMS) Sequence

#### Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.

#### 9-7. ID Read

User can execute this ID Read instruction to identify the Device ID and Manufacturer ID. The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code $\rightarrow$ 24-bits ID data out on SO $\rightarrow$  to end RDID operation can drive CS# to high at any time during data out.

After the command cycle, the device will immediately output data on the falling edge of SCLK. The manufacturer ID, memory type, and device ID data byte will be output continuously, until the CS# goes high.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

**Table 5. ID Definitions** 

Command Type	MX25V1606F					
RDID	Manufacturer ID	Memory type	Memory density			
KUIU	C2	20	15			
RES		Electronic ID				
KES	14					
REMS	Manufacturer ID Device ID					
KEIVIO	C2	14				




#### 9-8. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO.

The SIO[3:1] are "don't care".


Figure 10. Read Status Register (RDSR) Sequence





For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:

Figure 11. Program/Erase flow with read array data





#### **Status Register**

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/ erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored if it is applied to a protected memory area. To ensure both WIP bit & WEL bit are both set to 0 and available for next program/erase/operations, WIP bit needs to be confirm to be 0 before polling WEL bit. After WIP bit confirmed, WEL bit needs to be confirmed as 0.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in *"Table 2. Protected Area Sizes"*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE/BE32K) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default, which is un-protected.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only. The SRWD bit defaults to be "0".

Table 6. Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	Reserved	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disabled 0=status register write enabled	Reserved	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: Please refer to the "Table 2. Protected Area Sizes".




#### 9-9. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in "Table 2. Protected Area Sizes"). The WRSR also can set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Register data on SI→CS# goes high.

The CS# must go high exactly at the 8 bits or 16 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset. For more detail please check "Table 11. AC Characteristics".





#### **Software Protected Mode (SPM):**

- When SRWD bit=0, no matter WP# is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP# is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

#### Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

#### **Hardware Protected Mode (HPM):**

- When SRWD bit=1, and then WP# is low (or WP# is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP# to against data modification.

#### Note:

To exit the hardware protected mode requires WP# driving high once the hardware protected mode is entered. If the WP# pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

**Table 7. Protection Modes** 

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

#### Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in *"Table 2. Protected Area Sizes"*.



Figure 13. WRSR flow







Figure 14. WP# Setup Timing and Hold Timing during WRSR when SRWD=1



Note: WP# must be kept high until the embedded operation finish.




#### 9-10. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low→sending READ instruction code→ 3-byte address on SI→ data out on SO→to end READ operation can use CS# to high at any time during data out.

Figure 15. Read Data Bytes (READ) Sequence






#### 9-11. Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low $\rightarrow$  sending FAST\_READ instruction code $\rightarrow$  3-byte address on SI $\rightarrow$ 1-dummy byte (default) address on SI $\rightarrow$  data out on SO $\rightarrow$  to end FAST\_READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 16. Read at Higher Speed (FAST\_READ) Sequence






#### 9-12. Dual Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low  $\rightarrow$  sending DREAD instruction  $\rightarrow$  3-byte address on SI  $\rightarrow$  8-bit dummy cycle  $\rightarrow$  data out interleave on SIO1 & SIO0  $\rightarrow$  to end DREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 17. Dual Read Mode Sequence (Command 3Bh)





#### 9-13. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see "Table 3. Memory Organization") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low→ sending SE instruction code→ 3-byte address on SI→ CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the sector is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the sector.

Figure 18. Sector Erase (SE) Sequence





#### 9-14. Block Erase (BE32K)


The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (see "Table 3. Memory Organization") is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte has been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32K instruction is: CS# goes low  $\rightarrow$  sending BE32K instruction code  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high.

The SIO[3:1] are don't care.

The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3-0, the array data will be protected (no change) and the WEL bit still be reset.

Figure 19. Block Erase 32KB (BE32K) Sequence (Command 52)





#### 9-15. Block Erase (BE)


The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to "Table 3. Memory Organization") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low $\rightarrow$  sending BE instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Block Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the block.

Figure 20. Block Erase (BE) Sequence



#### 9-16. Chip Erase (CE)


The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→sending CE instruction code→CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP3, BP2, BP1, BP0 all set to "0".

Figure 21. Chip Erase (CE) Sequence





#### 9-17. Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. The last address byte (the 8 least significant address bits, A7-A0) should be set to 0 for 256 bytes page program. If A7-A0 are not all zero, transmitted data that exceed page length are programmed from the starting address (24-bit address that last 8 bit are all 0) of currently selected page. If the data bytes sent to the device exceeds 256, the last 256 data byte is programmed at the request page and previous data will be disregarded. If the data bytes sent to the device has not exceeded 256, the data will be programmed at the request address of the page. There will be no effort on the other data bytes of the same page.


The sequence of issuing PP instruction is: CS# goes low $\rightarrow$  sending PP instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  at least 1-byte on data on SI→ CS# goes high.

The CS# must be kept low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

The SIO[3:1] are "don't care".

Figure 22. Page Program (PP) Sequence





#### 9-18. Deep Power-down (DP)


The Deep Power-down (DP) instruction places the device into a minimum power consumption state, Deep Power-down mode, in which the quiescent current is reduced from ISB1 to ISB2.

The sequence of issuing DP instruction: CS# goes low→ send DP instruction code→ CS# goes high. The CS# must go high at the byte boundary (after exactly eighth bits of the instruction code have been latched-in); otherwise the instruction will not be executed. SIO[3:1] are "don't care".

After CS# goes high there is a delay of tDP before the device transitions from Stand-by mode to Deep Powerdown mode and before the current reduces from ISB1 to ISB2. Once in Deep Power-down mode, all instructions will be ignored except Release from Deep Power-down (RDP).

The device exits Deep Power-down mode and returns to Stand-by mode if it receives a Release from Deep Power-down (RDP) instruction, power-cycle. Please refer to "Figure 25. Release from Deep Power-down (RDP) Sequence".

Figure 23. Deep Power-down (DP) Sequence





### 9-19. Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is completed by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the standby Power mode. If the device was not previously in the Deep Power-down mode, the transition to the standby Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the standby Power mode is delayed by tRES1, and Chip Select (CS#) must remain High for at least tRES1(max). Once in the standby mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as "Table 5. ID Definitions". This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycles; there's no effect on the current program/erase/write cycles in progress.

The SIO[1:0] are don't care when during this mode.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can receive, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power-down Mode.





Figure 24. Read Electronic Signature (RES) Sequence



Figure 25. Release from Deep Power-down (RDP) Sequence





#### 9-20. Read SFDP Mode (RDSFDP)


The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is same as FAST\_READ: CS# goes low→send RDSFDP instruction (5Ah)→send 3 address bytes on SI pin→send 1 dummy byte on SI pin→read SFDP code on SO→to end RDSFDP operation can use CS# to high at any time during data out.

SFDP is a JEDEC Standard, JESD216.

For SFDP register values detail, please contact local Macronix sales channel for Application Note.

Figure 26. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence





### 9-21. Factory Mode Sector Erase


To apply Factory Mode Sector Erase, customers need to follow the operation below:

Factory Mode Enable (FMEN): The Factory Mode Enable (FMEN) instruction is for enhancing Sector Erase performance, which increase factory production throughput. The FMEN instruction will need to be combined with the SE instruction when user intends to change the device content.

A valid factory mode operation need to include three sequences: WREN instruction  $\rightarrow$  FMEN instruction $\rightarrow$  Sector Erase instruction. The sequence of issuing FMEN instruction is: CS# goes low $\rightarrow$ send FMEN instruction code $\rightarrow$  CS# goes high.

The FMEN will be reset in following situations: Power-up, Sector Erase command completion.

Figure 27. Factory Mode Sector Erase Flow





### 9-22. Factory Mode 32KB Block Erase


To apply Factory Mode 32KB Block Erase, customers need to follow the operation below:

Factory Mode Enable (FMEN): The Factory Mode Enable (FMEN) instruction is for enhancing 32KB Block Erase performance, which increase factory production throughput. The FMEN instruction will need to be combined with the BE32K instruction when user intends to change the device content.

A valid factory mode operation need to include three sequences: WREN instruction  $\rightarrow$  FMEN instruction  $\rightarrow$  BE32K instruction. The sequence of issuing FMEN instruction is: CS# goes low $\rightarrow$ send FMEN instruction code $\rightarrow$  CS# goes high.

The FMEN will be reset in following situations: Power-up, BE32K command completion.

Figure 28. Factory Mode 32KB Block Erase Flow





### 9-23. Factory Mode 64KB Block Erase


To apply Factory Mode 64KB Block Erase, customers need to follow the operation below:

Factory Mode Enable (FMEN): The Factory Mode Enable (FMEN) instruction is for enhancing 64KB Block Erase performance, which increase factory production throughput. The FMEN instruction will need to be combined with the BE instruction when user intends to change the device content.

A valid factory mode operation need to include three sequences: WREN instruction  $\rightarrow$  FMEN instruction $\rightarrow$  BE instruction. The sequence of issuing FMEN instruction is: CS# goes low $\rightarrow$ send FMEN instruction code $\rightarrow$  CS# goes high.

The FMEN will be reset in following situations: Power-up, BE command completion.

Figure 29. Factory Mode Block Erase Flow





### 9-24. Factory Mode Chip Erase


To apply Factory Mode Chip Erase, customers need to follow the operation below:

Factory Mode Enable (FMEN): The Factory Mode Enable (FMEN) instruction is for enhancing Chip Erase performance, which increase factory production throughput. The FMEN instruction will need to be combined with the CE instruction when user intends to change the device content.

A valid factory mode operation need to include three sequences: WREN instruction  $\rightarrow$  FMEN instruction $\rightarrow$  CE instruction. The sequence of issuing FMEN instruction is: CS# goes low $\rightarrow$ send FMEN instruction code $\rightarrow$  CS# goes high.

The FMEN will be reset in following situations: Power-up, CE command completion.

Figure 30. Factory Mode Chip Erase Flow





#### 10. POWER-ON STATE

The device is at the following states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage until the VCC reaches the following levels:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the "Figure 38. Power-up Timing".

#### Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during this stage if a write, program, erase cycle is in progress.



### 11. ELECTRICAL SPECIFICATIONS

**Table 8. Absolute Maximum Ratings** 

Rating	Value	
Ambient Operating Temperature	-40°C to 85°C	
Storage Temperature		-65°C to 150°C
Applied Input Voltage		-0.5V to VCC+0.5V
Applied Output Voltage		-0.5V to VCC+0.5V
VCC to Ground Potential		-0.5V to 4.0V

#### NOTICE:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to VCC+1.0V or -1.0V for period up to 20ns.

Figure 31. Maximum Negative Overshoot Waveform





Figure 32. Maximum Positive Overshoot Waveform



### Table 9. Capacitance

 $TA = 25^{\circ}C, f = 1.0 MHz$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V

Figure 33. Data Input Test Waveforms and Measurement Level




Figure 34. Output Loading





Figure 35. SCLK TIMING DEFINITION



46



**Table 10. DC Characteristics** 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
ILI	Input Load Current	1			±2	uA	VCC = VCC Max, VIN = VCC or GND
ILO	Output Leakage Current	1			±2	uA	VCC = VCC Max, VOUT = VCC or GND
ISB1	VCC Standby Current	1		2	50	uA	VIN = VCC or GND, CS# = VCC
ISB2	Deep Power-down Current			2	20	uA	VIN = VCC or GND, CS# = VCC
ICC1	VCC Read	1			6	mA	f=50MHz SCLK=0.1VCC/0.9VCC, SO=Open
1001	VCC Read	1		4	6	mA	f=104MHz (2x I/O) SCLK=0.1VCC/0.9VCC, SO=Open
ICC2	VCC Program Current (PP)	1		5	15	mA	Program in Progress, CS# = VCC
ICC3	VCC Write Status Register (WRSR) Current			5	15	mA	Program status register in progress, CS#=VCC
ICC4	VCC Sector/Block (64K) Erase Current (SE/BE)	1		5	15	mA	Erase in Progress, CS#=VCC
ICC5	VCC Chip Erase Current (CE)	1		4.5	15	mA	Erase in Progress, CS#=VCC
VIL	Input Low Voltage		-0.5		0.3VCC	V	
VIH	Input High Voltage		0.7VCC		VCC+0.4	V	
VOL	Output Low Voltage				0.2	V	IOL = 100uA
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA

#### Notes:

- 1. Device operation range: 2.3V-3.6V, Typical values at VCC = 3.0V, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. Typical value is calculated by simulation.



## **Table 11. AC Characteristics**

Symbol	Alt.	Parameter			Min.	Typ. <sup>(2)</sup>	Max.	Unit
fSCLK	fC	Clock Frequency for the folloinstructions: FAST_READ, F	RDSFDP, PP,	VCC: 2.3-2.7	D.C.		50	MHz
IOOER		SE, BE32K, BE, CE, DP, RE WRDI, RDID, RDSR, WRSR		VCC: 2.7-3.6	D.C.		104	MHz
fRSCLK	fD	Clock Fraguency for READ i	natruationa	VCC: 2.3-2.7			33	MHz
IRSULK	fR	Clock Frequency for READ i	nstructions	VCC: 2.7-3.6			50	MHz
	_	0, 15 ( 555.5		VCC: 2.3-2.7			50	MHz
fTSCLK	fT	Clock Frequency for DREAD instructions		VCC: 2.7-3.6			104	MHz
(0) (1)		0	Others (fSCLK)					ns
tCH <sup>(1)</sup>	tCLH	Clock High Time	Normal Read		13			ns
tCL <sup>(1)</sup>	4011	Ole ale Levy Time a	Others (fSCL	K)	45%x (1/fSCLK)			ns
tCL'	ICLL	Clock Low Time	Normal Read	(fRSCLK)	13			ns
tCLCH <sup>(4)</sup>		Clock Rise Time (peak to pe	ak)		0.1			V/ns
tCHCL <sup>(4)</sup>		Clock Fall Time (peak to pea	ık)		0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (rela	CS# Active Setup Time (relative to SCLK)					ns
tCHSL		CS# Not Active Hold Time (r	7			ns		
tDVCH	tDSU	Data In Setup Time	3			ns		
tCHDX	tDH	Data In Hold Time	5			ns		
tCHSH		CS# Active Hold Time (relati	7			ns		
tSHCH		CS# Not Active Setup Time (	relative to SC	LK)	7			ns
			From Read to		20			ns
tSHSL	tCSH	CS# Deselect Time	From Write/E to Read Statu	rase/Program ıs Register	40			ns
tSHQZ <sup>(4)</sup>	tDIS	Output Disable Time					6	ns
tCLQV	tV	Clock Low to Output Valid	Loading: 30pl	F			8	ns
ICLQV	"	Loading: 30pF/15pF	Loading: 15pl	F			6	ns
tCLQX	tHO	Output Hold Time	•		0			ns
tWHSL (3)		Write Protect Setup Time			20			ns
tSHWL (3)		Write Protect Hold Time			100			ns
tDP		CS# High to Deep Power-do			10	us		
tRES1		CS# High to Standby Mode without Electronic Signature Read					8.8	us
tRES2		CS# High to Standby Mode Read	with Electronic	Signature			8.8	us
tW		Write Status Register Cycle	Time			5	40	ms



### AC Characteristics - continued

Symbol	Alt.	Parameter		Min.	Typ. <sup>(2)</sup>	Max.	Unit
tBP		Pute Dragram VCC			43	110	us
IDP	IDF	Byte-Program	VCC: 2.7-3.6		30	75	us
tPP		Paga Program Cyalo Timo	VCC: 2.3-2.7		0.82	5	ms
IPP	Page Program Cycle Time	VCC: 2.7-3.6		0.73	4	ms	
tSE	Sector Franc Cycle Time	VCC: 2.3-2.7		72	750	ms	
ISE		Sector Erase Cycle Time	VCC: 2.7-3.6		68	300	ms
tBE32K		Plank France (22KP) Cycle Time	VCC: 2.3-2.7		0.26	4.95	s
IDESZN		Block Erase (32KB) Cycle Time	VCC: 2.7-3.6		0.23	3.8	s
tBE		Plack France (64KP) Cycle Time	VCC: 2.3-2.7		0.53	5.3	s
IDE		Block Erase (64KB) Cycle Time	VCC: 2.7-3.6		0.5	4	s
+CE		Ohio Face a Ovela Time	VCC: 2.3-2.7		12.2	55	s
tCE		Chip Erase Cycle Time	VCC: 2.7-3.6		11	45	s

#### Notes:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 4. The value guaranteed by characterization, not 100% tested in production.
- 5. Test condition is shown as "Figure 33. Data Input Test Waveforms and Measurement Level", "Figure 34. Output Loading".




### 12. OPERATING CONDITIONS

### At Device Power-Up and Power-Down

AC timing illustrated in "Figure 36. AC Timing at Device Power-Up" and "Figure 37. Power-Down Sequence" are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 36. AC Timing at Device Power-Up



Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1		500000	us/V

### Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "Table 11. AC Characteristics".



# Figure 37. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.





Figure 38. Power-up Timing





### Figure 39. Power Up/Down and Voltage Drop

When powering down the device, VCC must drop below V<sub>PWD</sub> for at least tPWD to ensure the device will initialize correctly during power up. Please refer to "Figure 39. Power Up/Down and Voltage Drop" and "Table 12. Power-Up/Down Voltage and Timing" below for more details.




Table 12. Power-Up/Down Voltage and Timing

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC(min.) to device operation	800		us
VWI	Write Inhibit Voltage	1.5	2.1	V
$V_{PWD}$	VCC voltage needed to below V <sub>PWD</sub> for ensuring initialization will occur		0.9	V
tPWD	The minimum duration for ensuring initialization will occur	300		us

**Note:** These parameters are characterized only.

## 12-1. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

#### 13. ERASE AND PROGRAMMING PERFORMANCE

PARAMETER		Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
Write Status Register Cycle Time			5	40	ms
Sector Erase Cycle Time (4KB)	VCC: 2.3-2.7		72	750	ms
Sector Liase Cycle Time (4RD)	VCC: 2.7-3.6		68	300	ms
Block Erase Cycle Time (32KB)	VCC: 2.3-2.7		0.26	4.95	S
Block Erase Cycle Time (32KB)	VCC: 2.7-3.6		0.23	3.8	S
Block Erase Cycle Time (64KB)	VCC: 2.3-2.7		0.53	5.3	s
Block Erase Cycle Time (04KB)	VCC: 2.7-3.6		0.5	4	s
Chip Erase Cycle Time	VCC: 2.3-2.7		12.2	55	S
Criip Erase Cycle Time	VCC: 2.7-3.6		11	45	S
Puto Program Timo	VCC: 2.3-2.7		43	110	us
Byte Program Time	VCC: 2.7-3.6		30	75	us
Page Program Time	VCC: 2.3-2.7		0.82 <sup>(4)</sup>	5	ms
raye riogiani iine	VCC: 2.7-3.6		0.73 <sup>(4)</sup>	4	ms
Erase/Program Cycle			100,000		cycles

#### Notes:

- 1. Typical erase assumes the following conditions: 25°C, typical operation voltage and all zero pattern.
- 2. Under worst conditions of 85°C and minimum operation voltage.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. Typical program assumes the following conditions: 25°C, typical VCC, and checkerboard pattern.

### 14. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)

Parameter	Min.	Тур.	Max.	Unit
Sector Erase Cycle Time (4KB)		16		ms
Block Erase Cycle Time (32KB)		0.12		s
Block Erase Cycle Time (64KB)		0.17		s
Chip Erase Cycle Time		8.2		s
Page Program Time		0.54		ms
Erase/Program Cycle			50	cycles

### Notes:

- 1. Factory Mode must be operated in 20°C to 45°C and VCC 3.0V-3.6V.
- 2. In Factory mode, the Erase/Program operation should not exceed 50 cycles, and "ERASE AND PROGRAMMING PERFORMANCE" 100k cycles will not be affected.



## 15. LATCH-UP CHARACTERISTICS

	Min.	Max.					
Input Voltage with respect to GND on all power pins		1.5 VCCmax					
Input Current on all non-power pins	-100mA	+100mA					
Test conditions: VCC = VCCmax, one pin at a time (compliant to JEDEC JESD78 standard).							




## 16. ORDERING INFORMATION

Please contact Macronix regional sales for the latest product selection and available form factors.

PART NO.	Package Temp.		I/O Confi	guration	H/W Configuration	Domonic
PART NO.	Package	Default I/O Dum		Dummy Cycle	Addressing	Remark
MX25V1606FM1I03	8-SOP (150mil)	-40°C to 85°C	Standard	Standard	Standard	
MX25V1606FM2I03	8-SOP (200mil)	-40°C to 85°C	Standard	Standard	Standard	
MX25V1606FZNI03	8WSON (6x5mm)	-40°C to 85°C	Standard	Standard	Standard	



### 17. PART NAME DESCRIPTION








## 18. PACKAGE INFORMATION

## 18-1. 8-pin SOP (150mil)

Doe. Title: Package Outline for SOP 8L (150MIL)








Dimensions (inch dimensions are derived from the original mm dimensions)


SY	MBOL	Α	<b>A</b> 1	A2	b	С	D	E	E1	е	L	L1	s	θ
mm	Min.	-	0.10	1.35	0.36	0.15	4.77	5.80	3.80	1	0.46	0.85	0.41	0°
	Nom.		0.15	1.45	0.41	0.20	4.90	5.99	3.90	1.27	0.66	1.05	0.54	5°
	Max.	1.75	0.20	1.55	0.51	0.25	5.03	6.20	4.00	_	0.86	1.25	0.67	8°
	Min.		0.004	0.053	0.014	0.006	0.188	0.228	0.150	_	0.018	0.033	0.016	0°
1	Nom.	_	0.006	0.057	0.016	0.008	0.193	0.236	0.154	0.050	0.026	0.041	0.021	5°
	Max.	0.069	0.008	0.061	0.020	0.010	0.198	0.244	0.158		0.034	0.049	0.026	8°




# 18-2. 8-pin SOP (200mil)

Doc. Title: Package Outline for SOP 8L 200MIL







Dimensions (inch dimensions are derived from the original mm dimensions)

0.10 C


SY UNIT	MBOL	Α	<b>A</b> 1	A2	b	С	D	E	E1	е	L	L1	s	θ
	Min.	1.75	0.05	1.70	0.36	0.19	5.13	7.70	5.18		0.50	1.21	0.62	0°
mm	Nom.	1.95	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	0.65	1.31	0.74	5°
	Max.	2.16	0.20	1.91	0.51	0.25	5.33	8.10	5.38	_	0.80	1.41	0.88	8°
	Min.	0.069	0.002	0.067	0.014	0.007	0.202	0.303	0.204	_	0.020	0.048	0.024	0°
	Nom.	0.077	0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	0.029	5°
	Max.	0.085	0.008	0.075	0.020	0.010	0.210	0.319	0.212	_	0.031	0.056	0.035	8°


SEATING PLANE



### 18-3. 8-land WSON (6x5mm)


### Doc. Title: Package Outline for WSON 8L (6x5x0.8MM, LEAD PITCH 1.27MM)





SIDE VIEW





# **BOTTOM VIEW**

### Note:

This package has an exposed metal pad underneath the package. It is recommended to leave the metal pad floating or to connect it to the same ground as the GND pin of the package. Do not connect the metal pad to any other voltage or signal line on the PCB. Avoid placing vias or traces underneath the metal pad. Connection of this metal pad to any other voltage or signal line can result in shorts and/or electrical malfunction of the device.

### Dimensions (inch dimensions are derived from the original mm dimensions)

UNIT	MBOL	Α	A1	A2	b	D	D1	E	E1	L	е	у
mm	Min.	0.70	-		0.35	5.90	3.35	4.90	3.95	0.55	-	0.00
	Nom.			0.20	0.40	6.00	3.40	5.00	4.00	0.60	1.27	
	Max.	0.80	0.05	I	0.48	6.10	3.45	5.10	4.05	0.65	-	0.05
Inch	Min.	0.028			0.014	0.232	0.132	0.193	0.156	0.022		0.00
	Nom.		I	0.008	0.016	0.236	0.134	0.197	0.157	0.024	0.05	
	Max.	0.032	0.002	-	0.019	0.240	0.136	0.201	0.159	0.026	-	0.002



## 19. REVISION HISTORY

Revision August 27, 2019	Descriptions	Page	
0.01	<ol> <li>Modified "ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)" table</li> </ol>	P53	
	2. Revised LATCH-UP testing descriptions.	P54	
	3. Added SFDP information	P4,11,13,39,48	
October 30, 2019			
0.02	1. Added Part No. : MX25V1606FM2I03	P4,6,55,56,58	
	2. Content correction.	P39	
January 15, 2020			
1.0	Removed "Advanced Information" to align with the product status	ALL	
	2. Added 8-WSON (6x5mm) package information and removed 8-USON (2x3mm) package information	P4,6,55,56,59	
	3. Modified "Table 1. Additional Feature"	P5	
	4. Modified Frequency of VCC: 2.7-3.6	P4,47,48	
	5. Modified ISB1, ISB2, tDVCH, tPP, tSE, tBE32K, tBE and tCE values	P47-49,53	
	6. Revised Doc. Title of package outline.	P58	
	7. Content correction.	P13	
March 06, 2024			
1.1	1. Updated tSE(VCC: 2.7-3.6, Max.) value	P49,53	
	<ol><li>Corrected "Serial Input Timing" and "Read Electronic Signature (RES) Sequence"</li></ol>	P12,17	



Except for customized products which have been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2019-2024. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, Nbit, Macronix NBit, HybridFlash, HybridXFlash, XtraROM, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, OctaBus, OctaFlash, ArmorFlash, LybraFlash, FortiX. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.