### SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

- Undershoot Protection for Off-Isolation on A and B Ports Up To -2 V
- Integrated Diode to V<sub>CC</sub> Provides 5-V Input Down To 3.3-V Output Level Shift
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (r<sub>on</sub>) Characteristics (r<sub>on</sub> = 3 Ω Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C<sub>io(OFF)</sub> = 5 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- V<sub>CC</sub> Operating Range From 4.5 V to 5.5 V

- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22

   2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)							
1 OE [ 1B1 [ 1A1 [ 1A2 [ 1B3 [ 1A3 [ 1A4 [ 1B5 [ 1A5 [ GND [	1 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14 13	V <sub>CC</sub> 2B5 2A5 2A4 2B4 2B3 2A3 2A2 2B2 2B1 2A1 2OE				

## description/ordering information

#### **ORDERING INFORMATION**

TA	PACKAGI	Eţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74CBTD3384CDW	ODTD00040
	SOIC – DW	Tape and reel	SN74CBTD3384CDWR	CBTD3384C
	SSOP – DB	Tube	SN74CBTD3384CDB	000040
–40°C to 85°C	550P - DB	Tape and reel	SN74CBTD3384CDBR	CC384C
-40 C 10 85 C	SSOP (QSOP) – DBQ	Tape and reel	SN74CBTD3384CDBQR	CBTD3384C
	TOOOD DW/	Tube	SN74CBTD3384CPW	000040
	TSSOP – PW	Tape and reel	SN74CBTD3384CPWR	CC384C
	TVSOP – DGV	Tape and reel	SN74CBTD3384CDGVR	CC384C

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Downloaded from Arrow.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

# SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

#### description/ordering information (continued)

The SN74CBTD3384C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. This device features an integrated diode in series with V<sub>CC</sub> to provide level shifting for 5-V input down to 3.3-V output levels. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBTD3384C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBTD3384C is organized as two 5-bit bus switches with separate output-enable (1OE, 2OE) inputs. It can be used as two 5-bit bus switches or as one 10-bit bus switch. When  $\overline{OE}$  is low, the associated 5-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 5-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

**FUNCTION TABLE** (each 5-bit bus switch)

### logic diagram (positive logic)






2

#### SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS133A – SEPTEMBER 2003 – REVISED OCTOBER 2003

#### simplified schematic, each FET switch (SW)



<sup>†</sup> EN is the internal enable signal applied to the switch.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub> Control input voltage range, V <sub>IN</sub> (see Notes 1 ar		
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2, a		
Control input clamp current, IK (VIN < 0)		
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O} < 0$ )		
ON-state switch current, II/O (see Note 4)		±128 mA
Continuous current through V <sub>CC</sub> or GND termina	als	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 5):	DB package	63°C/W
	DBQ package	61°C/W
	DGV package	86°C/W
	DW package	46°C/W
	PW package	
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3. VI and VO are used to denote specific conditions for  $V_{I/O}$ .
  - 4. II and IO are used to denote specific conditions for  $I_{I/O}$ .
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Notes 6 and 7)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2	5.5	V
$V_{IL}$	Low-level control input voltage	0	0.8	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTES: 6. All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

7. In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.



# SN74CBTD3384C **10-BIT FET BUS SWITCH WITH LEVEL SHIFTING** 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	PARAMETER TEST CONDITIONS					MAX	UNIT
VIK	Control inputs	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA			-1.8	V
VIKU	Data inputs	V <sub>CC</sub> = 5 V,	0 mA > I <sub>I</sub> $\ge$ -50 mA, V <sub>IN</sub> = V <sub>CC</sub> or GND,	Switch OFF		-2	V
VOH		See Figures 4 and 5					
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC} \text{ or } GND$			±1	μΑ
I <sub>OZ</sub> ‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$ ,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND		±10	μΑ
loff		$V_{CC} = 0,$	V <sub>O</sub> = 0 to 5.5 V,	V <b>I</b> = 0		10	μA
ICC		V <sub>CC</sub> = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC} \text{ or GND},$	Switch ON or OFF		1.5	mA
∆ICC§	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND		2.5	mA
C <sub>in</sub>	Control inputs	$V_{IN} = 3 V \text{ or } 0$			3.5		pF
C <sub>io(OFF</sub>	-)	$V_{I/O} = 3 V \text{ or } 0,$	Switch OFF,	$V_{IN} = V_{CC}$ or GND	5		pF
C <sub>io(ON)</sub>		VI/O = 3 V or 0,	Switch ON,	V <sub>IN</sub> = V <sub>CC</sub> or GND	12.5		pF
				IO = 64 mA	3	6	
ron¶		$V_{CC} = 4.5 V$ $V_{I} = 0$		I <sub>O</sub> = 30 mA	3	6	Ω
			V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA	8	20	

VIN and IIN refer to control inputs. VI, VO, II, and IO refer to data pins.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	= V <sub>CC</sub> ± 0.	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	
tpd#	A or B	B or A		0.15	ns
ten	ŌĒ	A or B	1.5	4.8	ns
<sup>t</sup> dis	OE	A or B	1.5	4.8	ns

<sup>#</sup>The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



# SN74CBTD3384C **10-BIT FET BUS SWITCH WITH LEVEL SHIFTING** 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

## undershoot characteristics (see Figures 1 and 2)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
νουτυ	$V_{CC} = 5.5 \text{ V}$ , Switch OFF, $V_{IN} = V_{CC} \text{ or GND}$	2	V <sub>OH</sub> -0.3		V
			011		L

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .




Figure 1. Device Test Setup





Figure 2. Transient Input Voltage (V<sub>I</sub>) and Output Voltage (V<sub>OUTU</sub>) Waveforms (Switch OFF)




# SN74CBTD3384C **10-BIT FET BUS SWITCH WITH LEVEL SHIFTING** 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

#### PARAMETER MEASUREMENT INFORMATION FOR LEVEL SHIFTER



TEST	VCC	S1	RL	٧I	CL	$v_\Delta$
<sup>t</sup> pd(s)	5 V $\pm$ 0.5 V	Open	<b>500</b> Ω	V <sub>CC</sub> or GND	50 pF	
tPLZ/tPZL	5 V $\pm$ 0.5 V	7 V	<b>500</b> Ω	GND	50 pF	0.3 V
<sup>t</sup> PHZ <sup>/t</sup> PZH	5 V $\pm$ 0.5 V	Open	<b>500</b> Ω	vcc	50 pF	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.






6

# SN74CBTD3384C **10-BIT FET BUS SWITCH WITH LEVEL SHIFTING** 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003



#### **TYPICAL CHARACTERISTICS**

Figure 4. V<sub>OH</sub> Values



# SN74CBTD3384C **10-BIT FET BUS SWITCH WITH LEVEL SHIFTING** 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

### **TYPICAL CHARACTERISTICS (continued)**




Figure 5. Data Output Voltage vs Data Input Voltage





24-Apr-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74CBTD3384CDBQRE4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBTD3384C	Samples
74CBTD3384CDGVRE4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
74CBTD3384CDGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CPWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CPWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



www.ti.com

24-Apr-2015

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTD3384CDBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBTD3384CDBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74CBTD3384CDGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTD3384CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTD3384CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTD3384CDWRG4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTD3384CPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

Texas Instruments

SN74CBTD3384CDWRG4

SN74CBTD3384CPWR

www.ti.com

# **PACKAGE MATERIALS INFORMATION**

25-Jun-2015

Height (mm)

38.0

38.0

35.0

45.0

36.0

45.0

38.0

367.0

367.0


367.0

367.0

361.0

367.0

367.0



SOIC

TSSOP

Package Drawing Device Package Type Pins SPQ Length (mm) Width (mm) SN74CBTD3384CDBQR SSOP DBQ 24 2500 367.0 SN74CBTD3384CDBR SSOP DB 24 2000 367.0 TVSOP SN74CBTD3384CDGVR DGV 24 2000 367.0 SN74CBTD3384CDWR SOIC DW 367.0 24 2000 SN74CBTD3384CDWR SOIC DW 24 2000 364.0

DW

PW

24

24

2000

2000

367.0

367.0


# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



## LAND PATTERN DATA



NOTES:


A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.






NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



P. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated