

Dual N-Channel Power MOSFET

40V, 48A, 11mΩ

FEATURES

- Low $R_{DS(ON)}$ to minimize conductive losses
- Low gate charge for fast power switching
- 100% UIS and R_g tested
- RoHS Compliant
- Halogen-free according to IEC 61249-2-21



APPLICATIONS

- BLDC Motor Control
- Battery Power Management
- DC-DC Converter
- Secondary Synchronous Rectification

KEY PERFORMANCE PARAMETERS		
PARAMETER	VALUE	UNIT
V_{DS}	40	V
$R_{DS(on)}$ (max)	$V_{GS} = 10V$	11
	$V_{GS} = 7V$	17.2
Q_g	25	nC



PDFN56 Dual



Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current (Note 1)	$T_C = 25^\circ\text{C}$	48	A
	$T_A = 25^\circ\text{C}$	10	
Pulsed Drain Current	I_{DM}	192	A
Single Pulse Avalanche Current (Note 2)	I_{AS}	17	A
Single Pulse Avalanche Energy (Note 2)	E_{AS}	43	mJ
Total Power Dissipation	$T_C = 25^\circ\text{C}$	48	W
	$T_C = 125^\circ\text{C}$	9.6	
Total Power Dissipation	$T_A = 25^\circ\text{C}$	2	W
	$T_A = 125^\circ\text{C}$	0.4	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to +150	$^\circ\text{C}$

THERMAL PERFORMANCE

PARAMETER	SYMBOL	MAXIMUM	UNIT
Junction to Case Thermal Resistance	$R_{\theta JC}$	2.6	$^\circ\text{C/W}$
Junction to Ambient Thermal Resistance	$R_{\theta JA}$	61	$^\circ\text{C/W}$

Thermal Performance Note: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design. The $R_{\theta JA}$ limit presented here is based on mounting on a 1 in² pad of 2 oz copper.

ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static						
Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	BV _{DSS}	40	--	--	V
Gate Threshold Voltage	V _{GS} = V _{DS} , I _D = 250μA	V _{GS(TH)}	2	2.9	4	V
Gate-Source Leakage Current	V _{GS} = ±20V, V _{DS} = 0V	I _{GSS}	--	--	±100	nA
Drain-Source Leakage Current	V _{GS} = 0V, V _{DS} = 40V	I _{DSS}	--	--	1	μA
	V _{GS} = 0V, V _{DS} = 40V T _J = 125°C		--	--	100	
Drain-Source On-State Resistance (Note 3)	V _{GS} = 10V, I _D = 10A	R _{DS(on)}	--	8.5	11	mΩ
	V _{GS} = 7V, I _D = 8A		--	10	17.2	
Forward Transconductance (Note 3)	V _{DS} = 10V, I _D = 10A	g _{fs}	--	40	--	S
Dynamic (Note 4)						
Total Gate Charge	V _{GS} = 10V, V _{DS} = 20V, I _D = 10A	Q _g	--	25	--	nC
Total Gate Charge	V _{GS} = 7V, V _{DS} = 20V, I _D = 8A	Q _g	--	17	--	
Gate-Source Charge		Q _{gs}	--	7	--	
Gate-Drain Charge		Q _{gd}	--	6	--	
Input Capacitance	V _{GS} = 0V, V _{DS} = 20V f = 1.0MHz	C _{iss}	--	1506	--	pF
Output Capacitance		C _{oss}	--	144	--	
Reverse Transfer Capacitance		C _{rss}	--	75	--	
Gate Resistance	f = 1.0MHz	R _g	0.6	1.9	3.8	Ω
Switching (Note 4)						
Turn-On Delay Time	V _{GS} = 10V, V _{DS} = 20V, I _D = 10A, R _G = 2Ω,	t _{d(on)}	--	7	--	ns
Turn-On Rise Time		t _r	--	10	--	
Turn-Off Delay Time		t _{d(off)}	--	15	--	
Turn-Off Fall Time		t _f	--	5	--	
Source-Drain Diode						
Forward Voltage (Note 3)	V _{GS} = 0V, I _S = 10A	V _{SD}	--	--	1.2	V
Reverse Recovery Time	I _S = 10A , dI/dt = 100A/μs	t _{rr}	--	15	--	ns
Reverse Recovery Charge		Q _{rr}	--	8	--	nC

Notes:

1. Silicon limited current only.
2. $L = 0.3\text{mH}$, $V_{GS} = 10V$, $V_{DD} = 25V$, $R_G = 25\Omega$, $I_{AS} = 17A$, Starting $T_J = 25^\circ\text{C}$
3. Pulse test: Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$.
4. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM110NB04DCR RLG	PDFN56 Dual	2,500pcs / 13" Reel


CHARACTERISTICS CURVES

($T_A = 25^\circ\text{C}$ unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




Gate-Source Voltage vs. Gate Charge



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-Source Voltage




CHARACTERISTICS CURVES

($T_A = 25^\circ\text{C}$ unless otherwise noted)


Capacitance vs. Drain-Source Voltage




BV_{DSS} vs. Junction Temperature




Maximum Safe Operating Area, Junction-to-Case



Source-Drain Diode Forward Current vs. Voltage




Normalized Thermal Transient Impedance, Junction-to-Case




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)


PDFN56 Dual



SUGGESTED PAD LAYOUT (Unit: Millimeters)



MARKING DIAGRAM



Y = Year Code
WW = Week Code (01~52)
L = Lot Code (1~9,A~Z)
F = Factory Code

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.