NSTB1002DXV5T1G, NSTB1002DXV5T5G

Dual Common Base-Collector Bias Resistor Transistors

NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base−emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the NSTB1002DXV5T1G series, two complementary devices are housed in the SOT−553 package which is ideal for low power surface mount applications where board space is at a premium.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- These are Pb−Free Devices

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted, common for Q_1 and Q_2, – minus sign for Q_1 (PNP) omitted)

Rating	Symbol	Value Q1	Value Q2	Unit
Collector-Base Voltage	V_{CBO}	−40	50	Vdc
Collector-Emitter Voltage	V_{CEO}	−40	50	Vdc
Collector Current	I_C	−200	100	mAdc

THERMAL CHARACTERISTICS

Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation T_A = 25°C Derate above 25°C	P_D	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W

| Characteristic (Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation T_A = 25°C Derate above 25°C	P_D	500 (Note 1) 4.0 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	250 (Note 1)	°C/W
Junction and Storage Temperature	T_J, T_{stg}	−55 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. FR−4 @ Minimum Pad

1

ON Semiconductor®

http://onsemi.com

SOT−553
CASE 463B

MARKING DIAGRAM

U9 M■

U9 = Specific Device Code
M = Date Code
■ = Pb−Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping
NSTB1002DXV5T1G	SOT−553 (Pb−Free)	4 mm pitch 4000/Tape & Reel
NSTB1002DXV5T5G	SOT−553 (Pb−Free)	2 mm pitch 8000/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Q1 TRANSISTOR: PNP **OFF CHARACTERISTICS**					
Collector–Emitter Breakdown Voltage (Note 2)	$V_{(BR)CEO}$	−40	–		Vdc
Collector–Base Breakdown Voltage	$V_{(BR)CBO}$	−40	–		Vdc
Emitter–Base Breakdown Voltage	$V_{(BR)EBO}$	−5.0	–		Vdc
Base Cutoff Current	I_{BL}	–		−50	nAdc
Collector Cutoff Current	I_{CEX}	–		−50	nAdc
ON CHARACTERISTICS (Note 2)					
DC Current Gain (I_C = −0.1 mAdc, V_{CE} = −1.0 Vdc) (I_C = −1.0 mAdc, V_{CE} = −1.0 Vdc) (I_C = −10 mAdc, V_{CE} = −1.0 Vdc) (I_C = −50 mAdc, V_{CE} = −1.0 Vdc) (I_C = −100 mAdc, V_{CE} = −1.0 Vdc)	h_{FE}		60 80 100 60 30	– – 300 – –	–
Collector–Emitter Saturation Voltage (I_C = −10 mAdc, I_B = −1.0 mAdc) (I_C = −50 mAdc, I_B = −5.0 mAdc)	$V_{CE(sat)}$		– –	−0.25 −0.4	Vdc
Base–Emitter Saturation Voltage (I_C = −10 mAdc, I_B = −1.0 mAdc) (I_C = −50 mAdc, I_B = −5.0 mAdc)	$V_{BE(sat)}$		−0.65 –	−0.85 −0.95	Vdc
SMALL–SIGNAL CHARACTERISTICS					
Current–Gain – Bandwidth Product	f_T		250	–	MHz
Output Capacitance	C_{obo}		–	4.5	pF
Input Capacitance	C_{ibo}		–	10.0	pF
Input Impedance (V_{CE} = −10 Vdc, I_C = −1.0 mAdc, f = 1.0 kHz)	h_{ie}		2.0	12	kΩ
Voltage Feedback Ratio (V_{CE} = −10 Vdc, I_C = −1.0 mAdc, f = 1.0 kHz)	h_{re}		0.1	10	X 10^{-4}
Small–Signal Current Gain (V_{CE} = −10 Vdc, I_C = −1.0 mAdc, f = 1.0 kHz)	h_{fe}		100	400	–
Output Admittance (V_{CE} = −10 Vdc, I_C = −1.0 mAdc, f = 1.0 kHz)	h_{oe}		3.0	60	μmhos
Noise Figure (V_{CE} = −5.0 Vdc, I_C = −100 μAdc, R_S = 1.0 kΩ, f = 1.0 kHz)	nF		–	4.0	dB
SWITCHING CHARACTERISTICS					
Delay Time (V_{CC} = −3.0 Vdc, V_{BE} = 0.5 Vdc)	t_d		–	35	ns
Rise Time (I_C = −10 mAdc, I_{B1} = −1.0 mAdc)	t_r		–	35	ns
Storage Time (V_{CC} = −3.0 Vdc, I_C = −10 mAdc)	t_s		–	225	ns
Fall Time (I_{B1} = I_{B2} = −1.0 mAdc)	t_f		–	75	ns
Q2 TRANSISTOR: NPN **OFF CHARACTERISTICS**					
Collector-Base Cutoff Current (V_{CB} = 50 V, I_E = 0)	I_{CBO}	–	–	100	nAdc
Collector-Emitter Cutoff Current (V_{CB} = 50 V, I_B = 0)	I_{CEO}	–	–	500	nAdc
Emitter-Base Cutoff Current (V_{EB} = 6.0, I_C = 5.0 mA)	I_{EBO}	–	–	0.1	mAdc

2. Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS					
Collector-Base Breakdown Voltage (I_C = 10 μA, I_E = 0)	$V_{(BR)CBO}$	50	–	–	Vdc
Collector-Emitter Breakdown Voltage (I_C = 2.0 mA, I_B = 0)	$V_{(BR)CEO}$	50	–	–	Vdc
DC Current Gain (V_{CE} = 10 V, I_C = 5.0 mA)	h_{FE}	80	140	–	
Collector–Emitter Saturation Voltage (I_C = 10 mA, I_B = 0.3 mA)	$V_{CE(SAT)}$	–	–	0.25	Vdc
Output Voltage (on) (V_{CC} = 5.0 V, V_B = 2.5 V, R_L = 1.0 kΩ)	V_{OL}	–	–	0.2	Vdc
Output Voltage (off) (V_{CC} = 5.0 V, V_B = 0.5 V, R_L = 1.0 kΩ)	V_{OH}	4.9	–	–	Vdc
Input Resistor	R1	33	47	61	kΩ
Resistor Ratio	R1/R2	0.8	1.0	1.2	

2. Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.

Figure 1. Derating Curve

TYPICAL ELECTRICAL CHARACTERISTICS — PNP TRANSISTOR

Figure 2. DC Current Gain

TYPICAL ELECTRICAL CHARACTERISTICS — NPN TRANSISTOR

Figure 3. $V_{CE(sat)}$ versus I_C

Figure 4. DC Current Gain

Figure 5. Output Capacitance

Figure 6. Output Current versus Input Voltage

Figure 7. Input Voltage versus Output Current

onsemi

SOT−553−5 1.60x1.20x0.55, 0.50P
CASE 463B
ISSUE D

DATE 21 FEB 2024

NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5−2018.
2. ALL DIMENSION ARE IN MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

PIN 1 REFERENCE

5X L
5X b

⊕ 0.08 Ⓜ A B

TOP VIEW

SIDE VIEW

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.50	0.55	0.60
b	0.17	0.22	0.27
c	0.08	0.13	0.18
D	1.55	1.60	1.65
E	1.15	1.20	1.25
e	0.50 BSC		
H	1.55	1.60	1.65
L	0.10	0.20	0.30

0.30
0.45
1.35
1.00
0.50
0.50

RECOMMENDED MOUNTING FOOTPRINT*

* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC
MARKING DIAGRAM*

XXM▪

XX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 2:
PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 3:
PIN 1. ANODE 1
2. N/C
3. ANODE 2
4. CATHODE 2
5. CATHODE 1

STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 6:
PIN 1. EMITTER 2
2. BASE 2
3. EMITTER 1
4. COLLECTOR 1
5. COLLECTOR 2/BASE 1

STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:
PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. ANODE
5. ANODE

DOCUMENT NUMBER:	98AON11127D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOT−553−5 1.60x1.20x0.55, 0.50P	PAGE 1 OF 1

© Semiconductor Components Industries, LLC, 2018

www.onsemi.com

ADDITIONAL INFORMATION

◊