


Z0
Pr

The Z80 DAFT (Dual-Channel Asynchronous Receiver)

GENERAL DESCRIPTION



RCOM) DC2

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IC}	Clock Input Low Voltage	-0.2 ^a	+0.45 ^a	V	
V_{IC}	Clock Input High Voltage	-0.2 ^a	+0.55 ^a	V	
V_{IL}	Input Low Voltage	-0.2 ^a	+0.18 ^a	V	
V_{IH}	Input High Voltage	+2.0 ^a	+0.55 ^a	V	
V_{OL}	Output Low Voltage	-0.2 ^a	+0.45 ^a	V	
V_{OH}	Output High Voltage	+2.4 ^a	+0.55 ^a	V	
I_{OL}	Input/Output Low Current	-10 ^a	+10 ^a	μ A	$V_{CC} = 2.0$ V $I_{OL} = -250$ μ A $0.4 < V_{IL} < 2.4$ V $0.4 < V_{IH} < 2.4$ V
I_{OH}	Input/Output High Current	-10 ^a	+10 ^a	μ A	
I_{CC}	Power Supply Current	-40 ^a	100 ^a	μ A	


^a $V_{CC} = 2.0$ V, $V_{IC} = -0.2$ V, $V_{IL} = 0.4$ V, $V_{IH} = 2.4$ V

^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization

AC CHARACTERISTICS^a

Number	Symbol	Parameter	280-4 DART	280-6 DART
1	T_{DC}	Clock Cycle Time	250 ^a	400 ^a
2	T_{WH}	Clock Width (High)	105 ^a	2000 ^a
3	T_{WC}	Clock Fall Time	30 ^a	15 ^a
4	T_{WC}	Clock Rise Time	30 ^a	15 ^a
5	T_{WC}	Clock Width (Low)	105 ^a	2000 ^a
6	T_{DQ}	CE, C/L, R/L to Clock Setup Time	145 ^a	80 ^a
7	T_{DQ}	CE, C/L, R/L to Clock Hold Time	115 ^a	80 ^a
8	T_{DQ}	Clock to Data Setup Time	220 ^a	150 ^a
9	T_{DQ}	Data to Clock Setup Time (Write or M1 Cycle)	50 ^a	30 ^a
10	T_{DQ}	CE to Data Out Delay	110 ^a	80 ^a
11	T_{DQ}	CE to Data Out Delay (Read Cycle)	160 ^a	100 ^a
12	T_{DQ}	CE to Clock Setup Time	80 ^a	75 ^a
13	T_{DQ}	CE to Clock Hold Time (Read Cycle)	140 ^a	120 ^a
14	T_{DQ}	CE to Data Out Delay (Read Cycle)	180 ^a	160 ^a
15	T_{DQ}	CE to Data Out Delay (Write or M1 Cycle)	100 ^a	70 ^a
16	T_{DQ}	CE to Data Out Delay (Read Cycle)	100 ^a	70 ^a
17	T_{DQ}	CE to Data Out Delay (Read Cycle)	200 ^a	150 ^a
18	T_{DQ}	CE to Data Out Delay (Read Cycle)	210 ^a	175 ^a
19	T_{DQ}	CE to Data Out Delay (Read Cycle)	120 ^a	100 ^a
20	T_{DQ}	CE to Data Out Delay (Read Cycle)	130 ^a	110 ^a

^a Units in microseconds (1 μ s)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART	280-6 DART
1	T_{WH}	Pulse Width (High)	200 ^a	200 ^a
2	T_{WH}	Pulse Width (Low)	200 ^a	200 ^a
3	T_{WC}	CE Cycle Time	400 ^a	300 ^a
4	T_{WC}	CE Width (Low)	180 ^a	100 ^a
5	T_{WC}	CE Width (High)	180 ^a	100 ^a
6	T_{DQ}	CE to Data Delay	300 ^a	220 ^a
7	T_{DQ}	CE to Data Delay (Read Cycle)	50 ^a	50 ^a
8	T_{DQ}	CE to Data Delay (Write or M1 Cycle)	50 ^a	50 ^a
9	T_{DQ}	CE to Data Delay	400 ^a	300 ^a
10	T_{DQ}	CE to Data Delay	180 ^a	100 ^a
11	T_{DQ}	CE to Data Delay	180 ^a	100 ^a
12	T_{DQ}	CE to Data Delay (Read Cycle)	180 ^a	100 ^a
13	T_{DQ}	CE to Data Delay (Read Cycle)	140 ^a	100 ^a
14	T_{DQ}	CE to Data Delay (Read Cycle)	100 ^a	100 ^a
15	T_{DQ}	CE to Data Delay (Read Cycle)	100 ^a	100 ^a

^a In all modes, the system clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
¹ Units equal to System Clock Period.
² Units in microseconds (1 μ s)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization