Triple Non-Inverting Schmitt-Trigger Buffer

The NLX3G17 MiniGate[™] is an advanced high-speed CMOS triple non-inverting Schmitt-trigger buffer in ultra-small footprint.

The NLX3G17 input and output structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage.

The NLX3G17 can be used to enhance noise immunity or to square up slowly changing waveforms.

Features

- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Low Power Dissipation: $I_{CC} = 1 \mu A$ (Max) at $T_A = 25^{\circ}C$
- 24 mA Balanced Output Source and Sink Capability @ $V_{CC} = 3.0 \text{ V}$
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input and Output Pins
- Ultra-Small Packages
- These are Pb-Free Devices




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol

FUNCTION TABLE				
Α	A Y			
L H	L H			

PIN ASSIGNMENT

IN A1
OUT Y3
IN A2
GND
OUT Y2
IN A3
OUT Y1
V _{CC}



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



ULLGA8 1.45 x 1.0 CASE 613AA





ULLGA8 1.6 x 1.0 CASE 613AB





ULLGA8 1.95 x 1.0 CASE 613AC





UDFN8 1.45 x 1.0 CASE 517BZ





UDFN8 1.6 x 1.0 CASE 517BY





UDFN8 1.95 x 1.0 CASE 517CA



K or AE = Specific Device Code M = Date Code

= Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS

Symbol	Parame	eter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	DC Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		-0.5 to +7.0	V
I _{IK}	DC Input Diode Current	V _{IN} < GND	-50	mA
I _{OK}	DC Output Diode Current	V _{OUT} < GND	-50	mA
ΙO	DC Output Source/Sink Current	±50	mA	
I _{CC}	DC Supply Current Per Supply Pin	±100	mA	
I _{GND}	DC Ground Current per Ground Pin	±100	mA	
T _{STG}	Storage Temperature Range	−65 to +150	°C	
T _L	Lead Temperature, 1 mm from Case for 10 S	Seconds	260	°C
T_J	Junction Temperature Under Bias	150	°C	
MSL	Moisture Sensitivity	Level 1		
F _R	Flammability Rating Oxygen	UL 94 V-0 @ 0.125 in		
I _{LATCHUP}	Latchup Performance Above V _{CC} and Below	GND at 125 °C (Note 5)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.
 Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/UESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA / JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Par	Parameter			
V _{CC}	Positive DC Supply Voltage	Positive DC Supply Voltage			
V _{IN}	Digital Input Voltage	0	5.5	V	
V _{OUT}	Output Voltage	0	5.5	V	
T _A	Operating Free-Air Temperature			+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	No Limit No Limit No Limit	ns/V

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	т	A = 25 °(C	T _A = 4	-85°C	T _A = -5 +12		
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{T+}	Positive Threshold Voltage		1.65 2.3 2.7 3.0 4.5 5.5	0.6 1.0 1.2 1.3 1.9 2.2	1.0 1.5 1.7 1.9 2.7 3.3	1.4 1.8 2.0 2.2 3.1 3.6	0.6 1.0 1.2 1.3 1.9 2.2	1.4 1.8 2.0 2.2 3.1 3.6	0.6 1.0 1.2 1.3 1.9 2.2	1.4 1.8 2.0 2.2 3.1 3.6	>
V _{T-}	Negative Threshold Voltage		1.65 2.3 2.7 3.0 4.5 5.5	0.2 0.4 0.5 0.6 1.0	0.5 0.75 0.87 1.0 1.5 1.9	0.8 1.15 1.4 1.5 2.0 2.3	0.2 0.4 0.5 0.6 1.0	0.8 1.15 1.4 1.5 2.0 2.3	0.2 0.4 0.5 0.6 1.0	0.8 1.15 1.4 1.5 2.0 2.3	>
V _H	Low-Level Input Voltage		1.65 2.3 2.7 3.0 4.5 5.5	0.1 0.25 0.3 0.4 0.6 0.7	0.48 0.75 0.83 0.93 1.2 1.4	0.9 1.1 1.15 1.2 1.5 1.7	0.1 0.25 0.3 0.4 0.6 0.7	0.9 1.1 1.15 1.2 1.5 1.7	0.1 0.25 0.3 0.4 0.6 0.7	0.9 1.1 1.15 1.2 1.5	>
V _{OH}	High- Level	$V_{IN} \ge V_{T+MAX}$ $I_{OH} = -100 \mu A$	1.65 – 5.5	V _{CC} - 0.1	V _{CC}		V _{CC} - 0.1		V _{CC} - 0.1		V
	Output Voltage	$\begin{array}{c} V_{IN} \geq V_{T+MAX} \\ I_{OH} = -4 \text{ mA} \\ I_{OH} = -8 \text{ mA} \\ I_{OH} = -12 \text{ mA} \\ I_{OH} = -16 \text{ mA} \\ I_{OH} = -24 \text{ mA} \\ I_{OH} = -32 \text{ mA} \end{array}$	1.65 2.3 2.7 3.0 3.0 4.5	1.29 1.9 2.2 2.4 2.3 3.8	1.52 2.1 2.4 2.7 2.5 4.0		1.29 1.9 2.2 2.4 2.3 3.8		1.29 1.8 2.1 2.3 2.2 3.7		
V _{OL}	Low-Level Output Voltage	$V_{IN} \leq V_{T-MIN}$ $I_{OL} = 100 \mu A$	1.65 – 5.5		0	0.1		0.1		0.1	V
	voltage	$\begin{aligned} &V_{IN} \leq V_{T-MIN} \\ &I_{OH} = 4 \text{ mA} \\ &I_{OH} = 8 \text{ mA} \\ &I_{OH} = 12 \text{ mA} \\ &I_{OH} = 16 \text{ mA} \\ &I_{OH} = 24 \text{ mA} \\ &I_{OH} = 32 \text{ mA} \end{aligned}$	1.65 2.3 2.7 3.0 3.0 4.5		0.08 0.2 0.22 0.28 0.38 0.42	0.24 0.3 0.4 0.4 0.55		0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.4 0.5 0.5 0.55	
I _{IN}	Input Leakage Current	$0 \le V_{\text{IN}} \le 5.5 \text{ V}$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
l _{OFF}	Power-Off Output Leakage Current	V _{OUT} = 5.5 V	0			1.0		10		10	μΑ
I _{CC}	Quiescent Supply Current	$0 \le V_{IN} \le V_{CC}$	5.5			1.0		10		10	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ nS}$)

		V _{cc}	Test	т	_A = 25 °(С	T _A = +	⊦85°C	T _A = -5 +12		
Symbol	Parameter	(V)	Condition	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay Input A to Output	2.3 to 2.7	$R_L = 1 M\Omega$, $C_L = 15 pF$	1.8	4.3	7.4	1.8	8.1	1.8	9.1	ns
	σαιραί	3.0 to 3.6	$R_L = 1 M\Omega$, $C_L = 15 pF$	1.5	3.3	5.0	1.5	5.5	1.5	6.5	
			$R_L = 500 \Omega$, $C_L = 50 pF$	1.8	4.0	5.0	1.8	6.6	1.8	7.6	
		4.5 to 5.5	$R_L = 1 M\Omega$, $C_L = 15 pF$	1.0	2.7	4.1	1.0	4.5	1.0	5.5	
			$R_L = 500 \Omega$, $C_L = 50 pF$	1.2	3.2	4.9	1.2	5.4	1.2	6.4	
C _{IN}	Input Capacitance	5.5	V _{IN} = 0 V or V _{CC}		7.0						pF
C _{PD}	Power Dissipation Capacitance (Note 6)	3.3 5.5	10 MHz V _{IN} = 0 V or V _{CC}		9.0 11						pF

^{6.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption: P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.





Figure 3. Switching Waveforms



 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 4. Test Circuit





Figure 5. Typical Input Threshold, V_{T^+} , V_{T^-} versus Power Supply Voltage



(a) A Schmitt-Trigger Squares Up Inputs With Slow Rise and Fall Times

(b) A Schmitt-Trigger Offers Maximum Noise Immunity

Figure 6. Typical Schmitt-Trigger Applications


ORDERING INFORMATION

Device	Package	Shipping [†]
NLX3G17AMX1TCG	ULLGA8, 1.95 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX3G17BMX1TCG	ULLGA8, 1.6 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLX3G17CMX1TCG	ULLGA8, 1.45 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel
NLX3G17DMUTCG	UDFN8, 1.95 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX3G17EMUTCG	UDFN8, 1.6 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLX3G17FMUTCG	UDFN8, 1.45 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


UDFN8 1.6x1.0, 0.4P CASE 517BY ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13 REF				
b	0.15	0.25			
D	1.60	BSC			
E	1.00	BSC			
е	0.40 BSC				
L	0.25	0.35			
L1	0.30	0.40			


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UDFN8 1.45x1.0, 0.35P CASE 517BZ ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
 0.15 AND 0.20 MM FROM TERMINAL TIP. 0.15 AND 0.20 MM FROM TERMINAL TIP. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13 REF				
b	0.15	0.25			
D	1.45	BSC			
E	1.00	BSC			
е	0.35 BSC				
L	0.25	0.35			
L1	0.30	0.40			


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

UDFN8 1.95x1.0, 0.5P CASE 517CA ISSUE O



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.

 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURBES AND MOLD EL ASH.
- BURRS AND MOLD FLASH.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
А3	0.13 REF			
b	0.15	0.25		
D	1.95	BSC		
E	1.00	BSC		
е	0.50 BSC			
L	0.25	0.35		
L1	0.30	0.40		


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.45x1.0, 0.35P CASE 613AA ISSUE A



BOTTOM VIEW

0.10 C A B

0.05 C NOTE 3

 \oplus

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS		
DIM	MIN	MAX	
Α		0.40	
A1	0.00	0.05	
b	0.15	0.25	
D	1.45	BSC	
E	1.00	BSC	
е	0.35 BSC		
Ĺ	0.25	0.35	
L1	0.30	0.40	

MOUNTING FOOTPRINT SOLDERMASK DEFINED*





DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.6x1.0, 0.4P CASE 613AB **ISSUE A**






- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED. PACKAGE IS ALLOWED.

	MILLIMETERS			
DIM	MIN MAX			
Α		0.40		
A1	0.00	0.05		
b	b 0.15 0.25			
D	1.60	BSC		
E	1.00 BSC			
е	0.40 BSC			
L	0.25	0.35		
L1	0.30	0.40		

MOUNTING FOOTPRINT **SOLDERMASK DEFINED***




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


ULLGA8 1.95x1.0, 0.5P CASE 613AC **ISSUE A**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 - ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS	
DIM	MIN	MAX
Α		0.40
A1	0.00	0.05
b	0.15	0.25
D	1.95 BSC	
Е	1.00 BSC	
е	0.50 BSC	
L	0.25	0.35
L1	0.30	0.40

MOUNTING FOOTPRINT SOLDERMASK DEFINED*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative