

AOD7S60/AOU7S60

600V 7A α MOS TM Power Transistor

General Description

The AOD7S60 & AOU7S60 have been fabricated using the advanced $\alpha \text{MOS}^{\text{TM}}$ high voltage process that is designed to deliver high levels of performance and robustness in switching applications.

By providing low $R_{DS(on)}$, Q_g and E_{OSS} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.


Product Summary


 $\begin{array}{lll} V_{DS} @ T_{j,max} & 700V \\ I_{DM} & 33A \\ R_{DS(ON),max} & 0.6\Omega \\ Q_{g,typ} & 8.2nC \\ E_{oss} @ 400V & 1.9 \mu J \end{array}$


100% UIS Tested 100% R_q Tested



TO252 TO251







Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V _{DS}	600	V
Gate-Source Voltage		V _{GS}	±30	V
Continuous Drain	T _C =25°C	1	7	
Current	T _C =100°C	I _D	5	A
Pulsed Drain Current ^C		I _{DM}	33	
Avalanche Current ^C		I _{AR}	1.7	A
Repetitive avalanche energy ^C		E _{AR}	43	mJ
Single pulsed avalanche energy H		E _{AS}	86	mJ
	T _C =25°C	P _D	83	W
Power Dissipation ^B	Derate above 25°C		0.7	W/ °C
MOSFET dv/dt ruggedness		dv/dt	100	V/ns
Peak diode recovery dv/dt		uv/ut	20	V/115
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C
Maximum lead tempe	erature for soldering			
purpose, 1/8" from case for 5 seconds K		TL	300	°C
Thermal Characteris	stics	•		

Parameter	Symbol	Typical	Maximum	Units
Maximum Junction-to-Ambient A,D	R _{θJA}	45	55	°C/W
Maximum Case-to-sink ^A	$R_{\theta CS}$		0.5	°C/W
Maximum Junction-to-Case ^{D,F}	$R_{\theta JC}$	1.2	1.5	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	I_D =250 μ A, V_{GS} =0V, T_J =25°C	600	-	-	V
	Drain-Source Breakdown Voltage	I_D =250 μ A, V_{GS} =0V, T_J =150°C	650	700	-	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =600V, V _{GS} =0V	-	-	1	^
	Zero Gate Voltage Drain Current	V _{DS} =480V, T _J =150°C	-	10	-	μА
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±30V	-	-	±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = 5V, I_{D} = 250 \mu A$	2.7	3.3	3.9	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =10V, I_{D} =3.5A, T_{J} =25°C	-	0.54	0.6	Ω
		V _{GS} =10V, I _D =3.5A, T _J =150°C	-	1.48	1.64	Ω
V_{SD}	Diode Forward Voltage	I_S =3.5A, V_{GS} =0V, T_J =25°C	-	0.82	-	V
Is	Maximum Body-Diode Continuous Current			-	7	Α
I _{SM}	Maximum Body-Diode Pulsed Current ^C			-	33	Α
DYNAMIC	PARAMETERS					
C_{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	372	-	pF
C _{oss}	Output Capacitance		-	28	-	pF
C _{o(er)}	Effective output capacitance, energy related ¹	VOO 01/ V 0 1 400V (41/4)	-	22	-	pF
C _{o(tr)}	Effective output capacitance, time related ^J	VGS=0V, V _{DS} =0 to 480V, f=1MHz	-	65	-	pF
C _{rss}	Reverse Transfer Capacitance	VGS=0V, V _{DS} =100V, f=1MHz	-	1.2	-	pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	17.5	-	Ω
SWITCHI	NG PARAMETERS			•	•	•
Q_g	Total Gate Charge		-	8.2	-	nC
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =480V, I _D =3.5A	-	2.0	-	nC
Q_{gd}	Gate Drain Charge	1	-	2.8	-	nC
t _{D(on)}	Turn-On DelayTime	V_{GS} =10V, V_{DS} =400V, I_{D} =3.5A, R_{G} =25 Ω	-	19	-	ns
t _r	Turn-On Rise Time		-	13	-	ns
t _{D(off)}	Turn-Off DelayTime		-	50	-	ns
t _f	Turn-Off Fall Time	1	-	15	-	ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =3.5A,dI/dt=100A/μs,V _{DS} =400V	-	198	-	ns
I _{rm}	Peak Reverse Recovery Current	I _F =3.5A,dI/dt=100A/μs,V _{DS} =400V	-	18	-	Α
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =3.5A,dl/dt=100A/μs,V _{DS} =400V	-	2.4	-	μС


- A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25 $^{\circ}$ C.
- B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C, Ratings are based on low frequency and duty cycles to keep initial
- D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J/MAX)}=150° C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.
- H. L=60mH, I_{AS} =1.7A, V_{DD} =150V, Starting T_{J} =25° C
- I. $C_{\text{o(er)}}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{\text{(BR)DSS}}$. J. $C_{\text{o(tr)}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{\text{(BR)DSS}}$. K. Wave soldering only allowed at leads.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev1.0: November 2023 www.aosmd.com Page 2 of 7







V_{DS} (Volts)
Figure 1: On-Region Characteristics@25° C




V_{DS} (Volts)
Figure 2: On-Region Characteristics@125° C




V_{GS}(Volts) Figure 3: Transfer Characteristics



 $\label{eq:ldots} {\rm I_D}\left({\rm A}\right)$ Figure 4: On-Resistance vs. Drain Current and Gate Voltage




Temperature (°C)
Figure 5: On-Resistance vs. Junction Temperature




www.aosmd.com Page 3 of 7 Rev1.0: November 2023







V_{SD} (Volts) Figure 7: Body-Diode Characteristics (Note E)



 ${\bf Q_g}\,({\bf nC})$ Figure 8: Gate-Charge Characteristics





V_{DS} (Volts) Figure 10: Coss stroed Energy




Figure 11: Maximum Forward Biased Safe Operating Area (Note F)






Figure 12: Single Pulse Power Rating Junction-to-Case (Note F)


www.aosmd.com Rev1.0: November 2023 Page 4 of 7





Pulse Width (s)
Figure 13: Normalized Maximum Transient Thermal Impedance (Note F)





Rev1.0: November 2023 **www.aosmd.com** Page 5 of 7







Figure 16: Single Pulse Power Rating Junction-to-Ambient (Note G)





Pulse Width (s)
Figure 17: Normalized Maximum Transient Thermal Impedance (Note G)

Rev1.0: November 2023 **www.aosmd.com** Page 6 of 7





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

