



Low Power PCIe 3.0 Clock Generator with 2 HCSL Outputs

Features

- → PCIe[®] 3.0, 2.0 and 1.0 compliant
- → LVDS compatible outputs
- → Supply voltage of 3.3V ±10%
- → 25MHz crystal or clock input frequency
- → Low power consumption with independent output power supply 1.05V to 3.3V
- → Jitter 35ps cycle-to-cycle (typ)
- \rightarrow Spread of -0.5%, -0.75%, and no spread
- → Industrial temperature range
- → Spread Bypass option available
- → Spread and frequency selection via external pins
- → Packaging: (Pb-free and Green)
 - 16-pin TSSOP (L16)

Block Diagram

VDD ₽́2 SS1:SS0 CLK0 Control CI KO Logic S1:S0 -Phase Lock Loop CLK1 XTAL_IN or Ref CLK 25 MHz Crystal or clock CLK1 Crystal Driver XTAL_OUT Î ₹₂ Pulling Capacitors GND OE

Description

The PI6CFGL202B is a spread spectrum clock generator compliant to PCI Express® 3.0 and Ethernet requirements. The device is used for PC or embedded systems to substantially reduce Electromagnetic Interference (EMI).

The PI6CFGL202B provides two differential (HCSL) or LVDS spread spectrum outputs. The PI6CFGL202B is configured to select spread and clock selection. Using Pericom's patented Phase-Locked Loop (PLL) techniques, the device takes a 25MHz crystal input and produces two pairs of differential outputs (HCSL) at 25MHz, 100MHz, 125MHz and 200MHz clock frequencies. It also provides spread selection of -0.5%, -0.75%, and no spread.

Pin Configuration (16-Pin TSSOP)







Pin Description

Pin #	Pin Name	Туре	Description
1	S0	Input	Select pin 0 (Internal pull-up resistor). See Table 1.
2	S1	Input	Select pin 1 (Internal pull-up resistor). See Table 1.
3	SSO	Input	Spread Select pin 0 (Internal pull-up resistor). See Table 2.
4	XTAL_IN	Input	Crystal or clock input. Connect to a 25MHz crystal or single ended clock.
5	XTAL_OUT	Output	Crystal connection. Leave unconnected for clock input.
6	OE	Input	Output enable. Internal pull-up resistor.
7	GNDX	Power	Crystal ground pin.
8	SS1	Input	Spread Select pin 1 (Internal pull-up resistor). See Table 2.
9	VDDDIG3.3	Power	3.3V digital power.
10	CLK1#	Output	HCSL compliment clock output, LOW when output is disabled.
11	CLK1	Output	HCSL clock output, LOW when output is disabled.
12	VDDO	Power	Power supply, nominal 1.8V, range1.05V~3.3V.
13	GNDA	Power	Output and analog circuit ground.
14	CLK0#	Output	HCSL compliment clock output, LOW when output is disabled.
15	CLK0	Output	HCSL clock output, LOW when output is disabled.
16	VDDA3.3	Power	3.3V power supply for PLL core.

Table 1: Frequency Select Table

S1	S0	CLK(MHz)
0	0	25
0	1	100
1	0	125
1	1	200

Table 2: Spread Selection Table

*		-
SS1	SS0	Spread
0	0	No Spread
0	1	Down -0.5
1	0	Down -0.75
1	1	No Spread





Test Loads



Driving LVDS



Driving LVDS inputs with the PI6CFGL202B

	Va	lue
Component	Receiver has termination	Receiver does not have termination
R7a, R7b	10Κ Ω	140 Ω
R8a, R8b	5.6K Ω	75 Ω
Cc	0.1 uF	0.1 uF
Vcm	1.2 volts	1.2 volts





Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Supply Voltage to Ground Potential	4.6V
All Inputs and Output	-0.5V toV _{DD} +0.5V
Ambient Operating Temperature	-40 to +85°C
Storage Temperature	65°C to +150°C
Junction Temperature	125°C
Soldering Temperature	
ESD Protection (Input)	

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics-Current Consumption

 $(T_A = -40 \sim 85^{\circ}C; VDD = 3.3V + /-10\%; VDDO = 1.8V + /-10\%$, See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
I _{ddop}	Operating supply current ¹	Total power consumption, All outputs active @100MHz			52	mA

Notes:

1. Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating

Conditions ($T_{A} = -40 \sim 85^{\circ}C$; VDD = 3.3V + /-10%; VDDO = 1.8V + /-10%, See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
V _{DDX}	Supply Voltage ¹	Supply voltage for core, analog	3.0	3.3	3.6	V
V _{DDO}	Supply Voltage ¹	Supply voltage outputs	1.65	1.8	2.0	V
V _{IH}	Input High Voltage ¹	OE, S0, S1, SS0, SS1	0.65 V _{DD}		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage ¹	OE, S0, S1, SS0, SS1	-0.3		0.35 V _{DD}	V
I _{IN}		Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$ (exclude XTAL pin)	-5		5	uA
	Input Current ¹	Single-ended inputs				
I _{INP}		$\rm V_{_{\rm IN}}$ = 0 V; Inputs with internal pull-up resistors	-200		200	uA
		$V_{IN} = VDD$; Inputs with internal pull-down resistors				
Fin	Input Frequency ¹	XTAL or X1 input	23	25	26	MHz
Lpin	Pin Inductance ¹				7	nH
C _{IN}		Logic Inputs, except DIF_IN	1.5		5	pF
C _{INDIF_IN}	Capacitance ^{1,4}	DIF_IN differential clock inputs	1.5		2.7	pF
C _{OUT}		Output pin capacitance			6	pF
T _{stab}	Clk Stabilization ^{1,2}	From V_{DD} Power-Up and after input clock stabilization		0.6	1	ms

Downloaded from Arrow.com.





Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
f _{modin}	Input SS Modulation	Allowable Frequency	30	31.500	33	kHz
T _{OE}	Output Enable Time ¹	All output			10	μs
t _{or}	Output Disable Time ¹	All output			10	μs
t _{stable}	From Power-up to V_{DD} =3.3V ¹	From Power-up V_{DD} =3.3V		3.0		ms
t _{spread}	Setting period after spread change ¹	Setting period after spread change		3.0		ms

Note:

1. Guaranteed by design and characterization, not 100% tested in production.

2. Control input must be monotonic from 20% to 80% of input swing. Input Frequency Capacitance

3. Time from deassertion until outputs are >200 mV

4. DIF_IN input

Electrical Characteristics–CLK 0.7V Low Power HCSL Outputs ($T_A = -40 \sim 85^{\circ}C$; VDD = 3.3V + -200

10%; VDDO = 1.8V+/-10%, See	Test Loads for	Loading Conditions)
-----------------------------	----------------	---------------------

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
Trf	Slew rate ^{1,2,3}		1.1	2	4.5	V/ns
V _{HIGH}	Voltage High ¹	Statistical measurement on single-ended signal	660		950	mV
V _{LOW}	Voltage Low ¹	using oscilloscope math function. (Scope averag- ing on)	-150		150	mV
Vmax	Max Voltage ¹	Measurement on single ended signal using			1150	mV
Vmin	Min Voltage ¹	absolute value. (Scope averaging off)	-300			mV
Vswing	Vswing ^{1,2}	Scope averaging off	300			mV
Vcross_abs	Crossing Voltage (abs) ^{1,5}	Scope averaging off	250		550	mV
Δ-Vcross	Crossing Voltage (var) ^{1,6}	Scope averaging off			140	mV
t _{DC}	Duty Cycle ¹	Measured differentially, PLL Mode	45		55	%
t _{skew}	Skew, Output to Output ¹	V _T = 50%			50	ps
t _{icvc-cvc}	Jitter, Cycle to cycle ^{1,2}	PLL mode @100MHz output, SSC off			50	ps

Note:

1. Guaranteed by design and characterization, not 100% tested in production.

2. Measured from differential waveform

3. Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

4. Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations

5. Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

6. The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.





Electrical Characteristics–Phase Jitter Parameters

 $(T_A = -40 \sim 85^{\circ}C; VDD = 3.3V + /-10\%; VDDO = 1.8V + /-10\%$, See Test Loads for Loading Conditions)

Symbol	Parameters	Condition	Min.	Тур.	Industry Limit	Units
t _{jphPCIeG1}		PCIe Gen 1 ^{1,2,3,5}		25	86	ps (p-p)
		PCIe Gen 2 Low Band		0.0	3	ps
t	Phase Jitter,	$10 \text{kHz} < f < 1.5 \text{MHz}^{1,2,5}$		0.9	3	(rms)
L _{jphPCIeG2}	PCI Express	PCIe Gen 2 High Band	Mill.Typ.Industry LinitOffice 1,5 2586 ps (p-p)ow Band 5MHz^{1,2,5}0.93 ps (rms)igh Band 			
		1.5MHz < f < Nyquist (50MHz) ^{1,2,5}				
		PCIe Gen 3		0.26	1	ps
L jphPCIeG3		(PLL BW of 2-4MHz, $CDR = 10MHz$) ^{1,2,4,5}		0.36		(rms)

Notes:

1. Guaranteed by design and characterization, not 100% tested in production.

2. See http://www.pcisig.com for complete specs.

3. Sample size of at least 100k cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

4. Calculated from Intel-supplied Clock Jitter Tool.

5. Applies to all different outputs.

Thermal Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
θ_{JA}	Thermal Resistance Junction to Ambient	Still air			90	°C/W
θ_{JC}	Thermal Resistance Junction to Case				24	°C/W

Downloaded from Arrow.com.





Application Notes

Crystal circuit connection

The following diagram shows crystal circuit connection with a parallel crystal. For the CL=18pF crystal, it is suggested to use C1= 27pF, C2= 27pF. C1 and C2 can be adjusted to fine tune to the target ppm of crystal oscillator according to different board layouts.

Crystal Oscillator Circuit



Recommended Crystal Specification

- a) FL2500047, SMD 3.2X2.5(4P), 25MHz, CL=18pF, +/-20ppm, http://www.pericom.com/pdf/datasheets/se/FL.pdf
- b) FY2500091, SMD 5x3.2(4P), 25MHz, CL=18pF, +/-30ppm, http://www.pericom.com/pdf/datasheets/se/FY_F9.pdf

Part Marking

L package



1st Y: Die Rev YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code





Packaging Mechanical:

16-TSSOP (L)



For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Ordering Code	Package Code	Description
PI6CFGL202BLIEX	L	16-pin, 173mil Wide (TSSOP)

Notes:

Downloaded from Arrow.com.

1. EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. All applicable RoHS exemptions applied.

2. See http://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/

3. E = Pb-free and Green

4. X suffix = Tape/Reel





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated

www.diodes.com

Downloaded from Arrow.com.