1. General description

The 74LVC595A is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset $\overline{\text{MR}}$ input. A LOW on $\overline{\text{MR}}$ will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input ($\overline{\text{OE}}$) is LOW. A HIGH on $\overline{\text{OE}}$ causes the outputs to assume a high-impedance OFF-state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the registers. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.2 V to 3.6 V
- Overvoltage tolerant inputs to 5.5 V
- · CMOS low power dissipation
- · Direct interface with TTL levels
- I_{OFF} circuitry provides partial Power-down mode operation
- · Balanced propagation delays
- All inputs have Schmitt-trigger action
- Complies with JEDEC standard:
 - JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Applications

- Serial-to-parallel data conversion
- Remote control holding register




8-bit serial-in/serial-out or parallel-out shift register; 3-state

4. Ordering information


Table 1. Ordering information


| Type number | Package | | | |
|-------------|-------------------|----------|---|-----------|
| | Temperature range | Name | Description | Version |
| 74LVC595AD | -40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| 74LVC595APW | -40 °C to +125 °C | TSSOP16 | plastic thin shrink small outline package; 16 leads; body width 4.4 mm | SOT403-1 |
| 74LVC595ABQ | -40 °C to +125 °C | DHVQFN16 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm | SOT763-1 |
| 74LVC595ABZ | -40 °C to +125 °C | DHXQFN16 | plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package; no leads; 16 terminals; 0.4 mm pitch; body 2 mm × 2.4 mm × 0.48 mm | SOT8016-1 |

5. Functional diagram



8-bit serial-in/serial-out or parallel-out shift register; 3-state






Downloaded from Arrow.com.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

6. Pinning information

6.1. Pinning



Downloaded from Arrow.com.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

6.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|--------------------------------|-------------------------|----------------------------------|
| Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 | 15, 1, 2, 3, 4, 5, 6, 7 | parallel data output |
| GND | 8 | ground (0 V) |
| Q7S | 9 | serial data output |
| MR | 10 | master reset (active LOW) |
| SHCP | 11 | shift register clock input |
| STCP | 12 | storage register clock input |
| ŌĒ | 13 | output enable input (active LOW) |
| DS | 14 | serial data input |
| V _{CC} | 16 | supply voltage |

7. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ state; \ L = LOW \ voltage \ state; \ \uparrow = LOW-to-HIGH \ transition; \ X = don't \ care; \ NC = no \ change; \ Z = high-impedance \ OFF-state.$

| Input | | | | | Outpu | ıt | Function |
|----------|------|----|----|----|-------|-----|--|
| SHCP | STCP | OE | MR | DS | Q7S | Qn | |
| Χ | Х | L | L | Х | L | NC | a LOW-state on MR only affects the shift register |
| Χ | 1 | L | L | Х | L | L | empty shift register loaded into storage register |
| Χ | Х | Н | L | Х | L | Z | shift register clear; parallel outputs in high impedance OFF-state |
| ↑ | Х | L | Н | Н | Q6S | NC | logic HIGH-state shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S). |
| X | 1 | L | Н | Х | NC | QnS | contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages |
| ↑ | 1 | L | Н | X | Q6S | QnS | contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages |

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|-----------------|-------------------------|--------------------------------|-----|------|-----------------------|------|
| V _{CC} | supply voltage | | | -0.5 | +6.5 | V |
| I _{IK} | input clamping current | V _I < 0 V | | -50 | - | mA |
| VI | input voltage | | [1] | -0.5 | +6.5 | V |
| I _{OK} | output clamping current | $V_O > V_{CC}$ or $V_O < 0$ V | | - | ±50 | mA |
| Vo | output voltage | 3-state | [1] | -0.5 | 6.5 | V |
| | | output HIGH or LOW state | [1] | -0.5 | V _{CC} + 0.5 | V |
| Io | output current | $V_O = 0 V \text{ to } V_{CC}$ | | - | ±50 | mA |
| I _{CC} | supply current | | | - | 100 | mA |
| I_{GND} | ground current | | | -100 | - | mA |

8-bit serial-in/serial-out or parallel-out shift register; 3-state

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|--|-----|------|------|
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = -40 °C to +125 °C | | | |
| | | SOT109-1 (SO16) [2] SOT403-1 (TSSOP16) [3] SOT763-1 (DHVQFN16) [4] | - | 500 | mW |
| | | SOT8016-1 (DHXQFN16) | - | 250 | mW |

- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.
- [3]
- For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C. For SOT763-1 (DHVQFN16) package: P_{tot} derates linearly with 11.2 mW/K above 106 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|-------------------------------------|-----------------------------------|------|-----|-----------------|------|
| V _{CC} | supply voltage | | 1.65 | - | 3.6 | V |
| | | functional | 1.2 | - | - | V |
| VI | input voltage | | 0 | - | 5.5 | V |
| Vo | output voltage | 3-state | 0 | - | 5.5 | V |
| | | output HIGH or LOW state | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | - | +125 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 1.65 V to 2.7 V | 0 | - | 20 | ns/V |
| | | V _{CC} = 2.7 V to 3.6 V | 0 | - | 10 | ns/V |

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +8 | 5 °C | -40 °C to | Unit | |
|--|----------------|--|------------------------|----------|------------------------|------------------------|------------------------|---|
| | | | Min | Typ[1] | Max | Min | Max | |
| V _{IH} | HIGH-level | V _{CC} = 1.2 V | 1.08 | - | - | 1.08 | - | V |
| | input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | - | - | 0.65 × V _{CC} | - | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | - | - | 1.7 | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | 2.0 | - | V |
| V _{IL} LOW-level input voltag | | V _{CC} = 1.2 V | - | - | 0.12 | - | 0.12 | V |
| | input voltage | V _{CC} = 1.65 V to 1.95 V | - | - | 0.35 × V _{CC} | - | 0.35 × V _{CC} | V |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | 0.7 | - | 0.7 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | - | 0.8 | V |
| V _{OH} | HIGH-level | V _I = V _{IH} or V _{IL} | | | | | | |
| | output voltage | I _O = -100 μA; V _{CC} = 1.65 V to 3.6 V | V _{CC} - 0.2 | - | - | V _{CC} - 0.3 | - | V |
| | | I _O = -4 mA; V _{CC} = 1.65 V | 1.2 | - | - | 1.05 | - | V |
| | | I _O = -8 mA; V _{CC} = 2.3 V | 1.8 | - | - | 1.65 | - | V |
| | | I _O = -12 mA; V _{CC} = 2.7 V | 2.2 | - | - | 2.05 | - | V |
| | | I _O = -18 mA; V _{CC} = 3.0 V | 2.4 | - | - | 2.25 | - | V |
| | | I _O = -24 mA; V _{CC} = 3.0 V | 2.2 | - | - | 2.0 | - | V |

8-bit serial-in/serial-out or parallel-out shift register; 3-state

| Symbol | Parameter | Conditions | | -40 | °C to +8 | 5 °C | -40 °C to | +125 °C | Unit |
|------------------|---------------------------------|--|-----|-----|----------|------|-----------|---------|------|
| | | | | Min | Typ[1] | Max | Min | Max | |
| V _{OL} | LOW-level | V _I = V _{IH} or V _{IL} | | | | | | | |
| | output voltage | I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V | | - | - | 0.2 | - | 0.3 | V |
| | | I _O = 4 mA; V _{CC} = 1.65 V | | - | - | 0.45 | - | 0.65 | V |
| | | $I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | | - | - | 0.6 | - | 0.8 | V |
| | | I _O = 12 mA; V _{CC} = 2.7 V | | - | - | 0.4 | - | 0.6 | V |
| | | I _O = 24 mA; V _{CC} = 3.0 V | | - | - | 0.55 | - | 0.8 | V |
| II | input leakage current | V _{CC} = 3.6 V; V _I = 5.5 V or GND | | - | ±0.1 | ±5 | - | ±20 | μA |
| I _{OZ} | OFF-state output current | $V_I = V_{IH}$ or V_{IL} ; [$V_O = 5.5 \text{ V or GND}$; $V_{CC} = 3.6 \text{ V}$ | [2] | - | 0.1 | ±10 | - | ±20 | μA |
| I _{OFF} | power-off leakage current | $V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$ | | - | 0.1 | 10 | - | 20 | μA |
| I _{CC} | supply current | $V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$ | | - | 0.1 | 10 | - | 40 | μA |
| ΔI _{CC} | additional supply current | per input pin; V _{CC} = 1.65 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A | | - | 5 | 500 | - | 5000 | μA |
| Cı | input capacitance | $V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_I = \text{GND to } V_{CC}$ | | - | 5.0 | - | - | - | pF |

All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C. For transceivers, the parameter I_{OZ} includes the input leaking current.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 11.

| Symbol | Parameter | Conditions | | -40 | °C to +85 | s °C | -40 °C to | +125 °C | Unit |
|------------------------------|-----------------------|------------------------------------|-----|-----|-----------|------|-----------|---------|------|
| | | | | Min | Typ[1] | Max | Min | Max | |
| t _{pd} | propagation delay | SHCP to Q7S; see Fig. 5 | [2] | | | | | | |
| | | V _{CC} = 1.2 V | | - | 17.5 | - | - | - | ns |
| | | V _{CC} = 1.65 V to 1.95 V | | 2.0 | 6.6 | 15.8 | 2.0 | 18.2 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | | 1.5 | 4.2 | 8.1 | 1.5 | 9.3 | ns |
| | | V _{CC} = 2.7 V | | 1.5 | 4.7 | 7.6 | 1.5 | 8.7 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | | 1.5 | 4.0 | 6.7 | 1.5 | 7.7 | ns |
| | | STCP to Qn; see Fig. 6 | [2] | | | | | | |
| | | V _{CC} = 1.2 V | | - | 16.8 | - | - | - | ns |
| | | V _{CC} = 1.65 V to 1.95 V | | 2.0 | 5.8 | 15.8 | 2.0 | 18.2 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | | 1.5 | 3.7 | 8.1 | 1.5 | 9.3 | ns |
| | | V _{CC} = 2.7 V | | 1.5 | 4.0 | 7.6 | 1.5 | 8.7 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | | 1.2 | 3.3 | 6.7 | 1.2 | 7.7 | ns |
| t _{PHL} HIGH to LOW | MR to Q7S; see Fig. 9 | | | | | | | | |
| | propagation delay | V _{CC} = 1.2 V | | - | 17.3 | - | - | - | ns |
| | | V _{CC} = 1.65 V to 1.95 V | | 2.0 | 6.9 | 15.8 | 2.0 | 18.2 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | | 1.5 | 4.3 | 8.1 | 1.5 | 9.3 | ns |
| | | V _{CC} = 2.7 V | | 1.5 | 4.5 | 7.6 | 1.5 | 8.7 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | | 1.2 | 3.8 | 6.7 | 1.2 | 7.7 | ns |
| t _{en} | enable time | OE to Qn; see Fig. 10 | [3] | | | | | | |
| | | V _{CC} = 1.2 V | | - | 17.9 | - | - | - | ns |
| | | V _{CC} = 1.65 V to 1.95 V | | 2.0 | 6.4 | 14.1 | 2.0 | 16.2 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | | 1.5 | 4.2 | 8.0 | 1.5 | 9.2 | ns |
| | | V _{CC} = 2.7 V | | 1.5 | 4.5 | 7.6 | 1.5 | 8.7 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | | 1.2 | 3.8 | 6.7 | 1.2 | 7.7 | ns |
| t _{dis} | disable time | OE to Qn; see Fig. 10 | [4] | | | | | | |
| | | V _{CC} = 1.2 V | | - | 9.6 | - | - | - | ns |
| | | V _{CC} = 1.65 V to 1.95 V | | 2.0 | 4.9 | 9.8 | 2.0 | 11.2 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | | 1.2 | 2.8 | 5.8 | 1.2 | 6.6 | ns |
| | | V _{CC} = 2.7 V | | 1.5 | 3.7 | 6.2 | 1.5 | 7.1 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | | 1.2 | 3.5 | 5.7 | 1.2 | 6.5 | ns |

8-bit serial-in/serial-out or parallel-out shift register; 3-state

| Symbol | Parameter | Conditions | -40 | °C to +85 | S °C | -40 °C to | +125 °C | Unit |
|--------------------|----------------------|--|-----|-----------|------|-----------|---------|------|
| | | | Min | Typ[1] | Max | Min | Max | |
| t _W | pulse width | SHCP, STCP HIGH or LOW; see Fig. 5 and Fig. 6 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 6.0 | 2.5 | - | 7.0 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 5.0 | 2.0 | - | 5.5 | - | ns |
| | | V _{CC} = 2.7 V | 4.5 | 1.5 | - | 5.0 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 4.0 | 1.5 | - | 4.5 | - | ns |
| | | MR LOW; see Fig. 9 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 5.0 | 2.0 | - | 5.5 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 4.0 | 1.5 | - | 4.5 | - | ns |
| | | V _{CC} = 2.7 V | 2.5 | 1.0 | - | 3.0 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 2.5 | 1.0 | - | 3.0 | - | ns |
| ·su | set-up time | DS to SHCP; see Fig. 7 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 5.0 | 0.4 | - | 5.5 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 4.0 | 0.1 | - | 4.5 | - | ns |
| | | V _{CC} = 2.7 V | 2.0 | 0 | - | 2.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 2.0 | -0.1 | - | 2.5 | - | ns |
| | | MR to STCP; see Fig. 8 | | | | | | + |
| | | V _{CC} = 1.65 V to 1.95 V | 8.0 | 3.5 | - | 8.5 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 5.0 | 2.1 | - | 5.5 | - | ns |
| | | V _{CC} = 2.7 V | 4.0 | 1.8 | - | 4.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 4.0 | 1.7 | - | 4.5 | - | ns |
| | | SHCP to STCP; see Fig. 6 | | | | | | + |
| | | V _{CC} = 1.65 V to 1.95 V | 8.0 | 3.5 | - | 8.5 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 5.0 | 2.1 | - | 5.5 | - | ns |
| | | V _{CC} = 2.7 V | 4.0 | 1.8 | - | 4.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 4.0 | 1.7 | - | 4.5 | - | ns |
| h | hold time | DS to SHCP; see Fig. 7 | | | | | | + |
| | | V _{CC} = 1.65 V to 1.95 V | 1.5 | 0.2 | - | 2.0 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.5 | 0.1 | - | 2.0 | - | ns |
| | | V _{CC} = 2.7 V | 1.5 | -0.1 | - | 2.0 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | -0.2 | - | 1.5 | - | ns |
| rec | recovery time | MR to SHCP; see Fig. 9 | | | | | | + |
| | | V _{CC} = 1.65 V to 1.95 V | 5.0 | -2.7 | - | 5.5 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 4.0 | -1.5 | - | 4.5 | - | ns |
| | | V _{CC} = 2.7 V | 2.0 | -1.0 | - | 2.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 2.0 | -1.0 | - | 2.5 | - | ns |
| max | maximum frequency | SHCP or STCP; see Fig. 5 and Fig. 6 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 80 | 130 | - | 70 | - | MHz |
| | | V _{CC} = 2.3 V to 2.7 V | 100 | 140 | - | 90 | - | MHz |
| | | V _{CC} = 2.7 V | 110 | 150 | - | 100 | - | MHz |
| | | V _{CC} = 3.0 V to 3.6 V | 130 | 180 | - | 115 | - | MHz |
| t _{sk(o)} | output skew time | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ [5] | - | - | 1.0 | - | 1.5 | ns |

Product data sheet

8-bit serial-in/serial-out or parallel-out shift register; 3-state

| Symbol | Parameter | Conditions | -40 °C to +85 °C | | | -40 °C to | Unit | |
|-----------------------------------|------------------------------------|------------------------------------|------------------|--------|-----|-----------|------|----|
| | | | Min | Typ[1] | Max | Min | Max | |
| C _{PD} power dissipation | $V_I = GND \text{ to } V_{CC}$ [6] | | | | | | | |
| | capacitance | V _{CC} = 1.65 V to 1.95 V | - | 50 | - | - | - | pF |
| | | V _{CC} = 2.3 V to 2.7 V | - | 45 | - | - | - | pF |
| | | V _{CC} = 3.0 V to 3.6 V | - | 44 | - | - | - | pF |

- [1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.
- 2] t_{pd} is the same as t_{PLH} and t_{PHL}.
- [3] t_{en} is the same as t_{PZH} and t_{PZL} .
- [4] t_{dis} is the same as t_{PHZ} and t_{PLZ}.
- 5] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

11.1. Waveforms and test circuit




Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig. 5. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency


8-bit serial-in/serial-out or parallel-out shift register; 3-state



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig. 6. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time




Measurement points are given in <u>Table 8</u>.

The shaded areas indicate when the input is permitted to change for predictable output performance.

 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig. 7. The data set-up and hold times for the serial data input (DS)




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig. 8. The master reset (MR) to storage clock (STCP) set-up times


8-bit serial-in/serial-out or parallel-out shift register; 3-state



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig. 9. The master reset (MR) pulse width, the master reset to serial data output (Q7S) propagation delays and the master reset to shift clock (SHCP) recovery time



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.


Fig. 10. 3-state enable and disable times

Table 8. Measurement points

| Supply voltage | Input | Output | | | | | |
|-------------------------|-----------------------|-----------------------|--------------------------|--------------------------|--|--|--|
| V _{CC} | V _M | V _M | V _X | V _Y | | | |
| V _{CC} < 2.7 V | 0.5 × V _{CC} | 0.5 × V _{CC} | V _{OL} + 0.15 V | V _{OH} - 0.15 V | | | |
| V _{CC} ≥ 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} - 0.3 V | | | |

8-bit serial-in/serial-out or parallel-out shift register; 3-state





Test data is given in <u>Table 9</u>. Definitions for test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig. 11. Test circuit for measuring switching times

Table 9. Test data

| Supply voltage | Input | | Load | Load | | V _{EXT} | | |
|------------------|-----------------|---------------------------------|-------|----------------|-------------------------------------|---------------------|-------------------------------------|--|
| | V _I | t _r , t _f | CL | R _L | t _{PLH} , t _{PHL} | t_{PLZ}, t_{PZL} | t _{PHZ} , t _{PZH} | |
| 1.2 V | V _{CC} | ≤ 2 ns | 30 pF | 1 kΩ | open | 2 × V _{CC} | GND | |
| 1.65 V to 1.95 V | V _{CC} | ≤ 2 ns | 30 pF | 1 kΩ | open | 2 × V _{CC} | GND | |
| 2.3 V to 2.7 V | V _{CC} | ≤ 2 ns | 30 pF | 500 Ω | open | 2 × V _{CC} | GND | |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open | 2 × V _{CC} | GND | |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open | 2 × V _{CC} | GND | |

8-bit serial-in/serial-out or parallel-out shift register; 3-state

12. Package outline




Fig. 12. Package outline SOT109-1 (SO16)

Product data sheet

8-bit serial-in/serial-out or parallel-out shift register; 3-state




Fig. 13. Package outline SOT403-1 (TSSOP16)

8-bit serial-in/serial-out or parallel-out shift register; 3-state

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig. 14. Package outline SOT763-1 (DHVQFN16)

8-bit serial-in/serial-out or parallel-out shift register; 3-state

DHXQFN16: plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package; SOT8016-1 no leads; 16 terminals; 0.4 mm pitch; body 2 mm x 2.4 mm x 0.48 mm □ z C 2x D A B Е pin 1 index area seating plane detail X _ z C 2x ⊕ w M C A B // y₁ C △ У С pin 1 index area e (12x) pin1 I.D. 16 (16x)10 u M C A B v M C (16x)

0.23 0.05 1.40 1.00 0.35 max 0.15 1.35 2.4 2.0 0.05 0.05 0.05 nom 0.45 0.02 0.18 0.95 0.4 0.30 0.1 0.05 0.1 (typ) min 0.42 0.00 0.13 1.30 0.90 0.2 0.25 sot8016-1_po References Outline European Issue date projection version IEC **JEDEC** JEITA 20-09-18 SOT8016-1 20-09-22

scale

k

е

Е

E₁

Fig. 15. Package outline SOT8016-1 (DHXQFN16)

Dimensions (mm are the original dimensions)

 A_1

0.48

b

 A_3

D D_1

Unit

Product data sheet

z

У

У1

2 mm

u

L

8-bit serial-in/serial-out or parallel-out shift register; 3-state

13. Abbreviations

Table 10. Abbreviations

| Acronym | Description |
|---------|---|
| CDM | Charged Device Model |
| CMOS | Complementary Metal Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| TTL | Transistor-Transistor Logic |

14. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | | |
|----------------|--|--------------------|---------------|---------------|--|--|
| 74LVC595A v.6 | 20250509 | Product data sheet | - | 74LVC595A v.5 | | |
| Modifications: | Type number 74LVC595ABZ (SOT8016-1/DHXQFN16) added. | | | | | |
| 74LVC595A v.5 | 20240222 | Product data sheet | - | 74LVC595A v.4 | | |
| Modifications: | • Fig. 12, Fig. 13: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. | | | | | |
| 74LVC595A v.4 | 20230829 | Product data sheet | - | 74LVC595A v.3 | | |
| Modifications: | <u>Section 2</u> : ESD specification updated according to the latest JEDEC standard. | | | | | |
| 74LVC595A v.3 | 20211119 | Product data sheet | - | 74LVC595A v.2 | | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Section 1 and Section 2 updated. Section 8: Derating values for P_{tot} total power dissipation have been updated. | | | | | |
| 74LVC595A v.2 | 20140620 | Product data sheet | - | 74LVC595A v.1 | | |
| Modifications: | The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Figure note for <u>Section 6.1</u> added. | | | | | |
| 74LVC595A v.1 | 20070529 | Product data sheet | - | - | | |

8-bit serial-in/serial-out or parallel-out shift register; 3-state

15. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC595A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2025. All rights reserved

8-bit serial-in/serial-out or parallel-out shift register; 3-state

Contents

| 1. | General description | 1 |
|-----|----------------------------------|----|
| 2. | Features and benefits | 1 |
| 3. | Applications | 1 |
| 4. | Ordering information | 2 |
| 5. | Functional diagram | 2 |
| 6. | Pinning information | 4 |
| 6.1 | I. Pinning | 4 |
| 6.2 | 2. Pin description | 5 |
| 7. | Functional description | 5 |
| 8. | Limiting values | 5 |
| 9. | Recommended operating conditions | 6 |
| 10. | . Static characteristics | е |
| 11. | Dynamic characteristics | 8 |
| 11. | 1. Waveforms and test circuit | 10 |
| 12. | . Package outline | 14 |
| 13. | . Abbreviations | 18 |
| 14. | . Revision history | 18 |
| 15. | . Legal information | 19 |
| | | |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 9 May 2025

[©] Nexperia B.V. 2025. All rights reserved