



SLVS567-JULY 2005

# INTEGRATED PHOTO FLASH CHARGER AND IGBT DRIVER

#### **FEATURES**

- Highly Integrated Solution to Reduce Components
- Integrated 50-V Power Switch, R<sub>(ON)</sub> = 200 mΩ Typical
- Integrated IGBT Driver
- High Efficiency
- Programmable Peak Current, 0.95 A ~ 1.8 A
- Input Voltage of 1.8 V to 12 V
- Optimized Control Loop for Fast Charge Time
- Sensing All Trigger From Primary Side
- 10-Pin MSOP/16-Pin QFN Package
- Protection
  - MAX On Time
  - Over V<sub>DS</sub> Shutdown
  - Thermal Monitor

### **APPLICATIONS**

- Digital Still Cameras (DSC)
- Optical Film Cameras
- Mobile Phones With Camera
- PDAs With Camera

#### DESCRIPTION

This device offers a complete solution for charging a photo flash capacitor from battery input, and subsequently discharging the capacitor to the xenon tube. The device has an integrated power switch, IGBT driver, and control logic blocks for charge applications. Compared with discrete solutions, the device significantly reduces the component count, shrinks the solution size, and eases design complexity. Additional advantages are fast charging time and high efficiency due to the optimized PWM control algorithm.

Other provisions of the device includes four options for determining a different target voltage, programmable peak current, thermal disable monitor, input signal for charge enable, flash enable, and an output signal for charge completion status.




Figure 1. Typical Application Circuit(1)

(1) Tl assumes no responsibility for the consequences of use of this application circuit, such as an infringement of intellectual property rights or other rights, including patents, of third parties.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

SLVS567-JULY 2005





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ORDERING INFORMATION**

T <sub>A</sub>	TARGET VOLTAGE at PRIMARY SIDE	PACKAGE MARKING	PACKAGE	PART NUMBER	
-35°C to 85°C	29	BKV	16-pin QFN	TPS65552ARGT	
-35°C to 85°C	29	BMA	10-pin MSOP	TPS65552ADGQ	

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			UNIT
V	Supply voltage	VCC	-0.6 V to 6 V
V <sub>SS</sub>	Supply voltage	VBAT	-0.6 V to 13 V
V <sub>(SW)</sub>	Switch terminal voltage		-0.6 V to 50 V
	Switch current between SW and	3 A	
VI	Input voltage of CHG, I_PEAK, F	-0.3 V to V <sub>CC</sub>	
T <sub>stg</sub>	Storage temperature	-40°C to 150°C	
T <sub>J</sub>	Maximum junction temperature	125°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
V	Supply voltage, VCC	4.5	5.5	V
$V_{SS}$	Supply voltage, VBAT	1.8	12	V
V <sub>(SW)</sub>	Switch terminal voltage,	-0.3	45	V
	Switch current between SW and PGND		2	Α
	Operating free-air temperature range	-35	85	°C
$V_{IH}$	High-level digital input voltage at CHG and F_ON	2.4		V
V <sub>IL</sub>	Low-level digital input voltage at CHG and F_ON		0.6	V

### **DISSIPATION RATINGS**

PACKAGE	$R_{\theta JA}^{(1)} \qquad \qquad \begin{array}{c} \text{POWER RATING} \\ \text{T}_{A} < 25^{\circ}\text{C} \end{array}$		POWER RATING T <sub>A</sub> = 70°C	POWER RATING T <sub>A</sub> = 85°C	
MSOP	49.08 °C/W	2.04 W	1.12 W	815 mW	
QFN	47.40 °C/W	2.11 W	1.16 W	844 mW	

(1) The thermal resistance, R<sub>θ,JA</sub>, is based on a soldered PowerPAD™ on a 2S2P JEDEC board using thermal vias.

2

SLVS567-JULY 2005

# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C, VBAT = 4.2 V, VCC = 5 V,  $V_{(SW)} = 4.2$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>(ONL)</sub>	ON resistance of XFULL	I <sub>(XFULL)</sub> = -1 mA		1.5	3	kΩ
V <sub>(PKH)</sub> <sup>(1)</sup>	Upper threshold voltage of I_PEAK		2.4			V
V <sub>(PKL)</sub> <sup>(1)</sup>	Lower threshold voltage of I_PEAK				0.6	V
I <sub>CC1</sub>	Supply current from VBAT	CHG = H, $V_{(SW)} = 0 \text{ V}$ (free run by $t_{MAX}$ )		27		μΑ
I <sub>CC2</sub>	Supply current from VCC	CHG = H, $V_{(SW)} = 0 \text{ V}$ (free run by $t_{MAX}$ )		2.5	5	mA
I <sub>CC3</sub>	Supply current from VCC and VBAT	CHG = L			1	μΑ
I <sub>lkg1</sub>	Leakage current of SW terminal				2	μΑ
I <sub>lkg2</sub>	Leakage current of XFULL ter- minal	V <sub>(XFULL)</sub> = 5 V			1	μΑ
R <sub>(ONSW)</sub>	SW ON resistance between SW and PGND	I <sub>(SW)</sub> = 1 A		0.3	1	Ω
R <sub>(IGBT1)</sub>	G_IGBT pullup resistance	$V_{(G\_IGBT)} = 0 \text{ V}$	5	10	15	Ω
R <sub>(IGBT2)</sub>	G_IGBT pulldown resistance	$V_{(G\_IGBT)} = 5 \text{ V}$	25	51	75	Ω
I <sub>(PEAK1)</sub>	Upper peak of I <sub>(SW)</sub>	V <sub>(I_IPEAK)</sub> = 3 V	1.58	1.68	1.78	Α
I <sub>(PEAK2)</sub>	Lower peak of I <sub>(SW)</sub>	$V_{(I\_IPEAK)} = 0 V$	0.77	0.87	0.97	Α
$V_{(FULL)}$	Charge completion detect voltage at V <sub>(SW)</sub>	TPS65552A	28.7	29	29.3	V
V <sub>(ZERO)</sub>	Zero current detection at V <sub>(SW)</sub>		1	20	60	mV
T <sub>(SD)</sub> <sup>(1)</sup>	Thermal shutdown temperature		150	160	170	°C
	Over V <sub>DS</sub> detection at V <sub>(SW)</sub>		0.95	1.2	1.45	V
t <sub>MAX</sub>	MAX ON time		50	80	120	μs
R <sub>(INPD)</sub>	Pulldown resistance of CHG, F_ON	VCHG = V <sub>(F_ON)</sub> = 4.2 V		100		kΩ

<sup>(1)</sup> Specified by design.

# **SWITCHING CHARACTERISTICS**

 $T_A = 25$ °C, VBAT = 4.2 V, VCC = 5 V,  $V_{(SW)} = 4.2$  V (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>PD</sub> <sup>(1)</sup> Propagation delay		F_ON↑↓ - G_IGBT↑↓	50		ns
	SW ON after V <sub>(SW)</sub> dips from V <sub>(ZERO)</sub>	45		ns	
	Dropogation delay	SW OFF after I <sub>(SW)</sub> exceeds I <sub>(PEAK)</sub>	270		ns
	Propagation delay	XFULL↓ after V <sub>(SW)</sub> exceeds V <sub>(FULL)</sub>	300		ns
		SW ON after CHG↑	20		ns
		SW OFF after CHG↓	20		ns

(1) Specified by design.

SLVS567-JULY 2005



# **PIN ASSIGNMENT**



NC - No internal connection

### **TERMINAL FUNCTIONS**

PIN NU	JMBER	SIGNAL	I/O	DESCRIPTION
RGT	DGQ	SIGNAL	1/0	DESCRIPTION
1, 2	2	SW	0	Primary side switch
3	3	VCC	I	Power supply voltage
4	4	F_ON	I	G_IGBT control input
5, 8, 13, 16	-	NC		No connection (internally open)
6	5	I_PEAK	I	Peak current control input
7	6	G_IGBT	0	IGBT gate driver output
9	7	XFULL	0	Charge completion output
10	8	CHG	I	Charge control input
11, 12	9	PGND		Power ground
14	10	NC		No connection (used by TI, should be open pin)
15	1	VBAT	I	Battery voltage input






Figure 2. Functional Block Diagram

# I/O Equivalent Circuits




Figure 3. I/O Equivalent Circuits

TEXAS INSTRUMENTS www.ti.com

### PRINCIPLES OF OPERATION




Figure 4. Whole Operation Sequence Chart

# Start/Stop Charging

TPS65552A has one internal enable latch, F1, that holds a charge (ON/OFF status) of the device. See Figure 2.

The only way to *start* charging is to input CHG $\uparrow$  (see time A/C/H in Figure 4). Each time CHG $\uparrow$  is reached, the TPS65552A starts charging.

There are three trigger events to stop charging:

- 1. Forced stop by inputting CHG = L from the controller (see timeB in Figure 4).
- 2. Automatic stop by detecting full charge. VOUT reaches the target value (see TimeD in Figure 4).
- 3. Protected stop by over V<sub>DS</sub> detection (see Timel in Figure 4).


### **Indicate Charging Status**

When the charging operation is completed, the TPS65552A drives the charge completion indicator pin, XFULL, to GND. XFULL is an open-drain type output. When connecting the indicator LED to XFULL, the LED lights are on when fully charged. The controller detects the status of the device as a logic signal when connecting a pullup resister, R1 (see Figure 1).

XFULL enables the controller to detect the over  $V_{DS}$  protection status using software time. If over  $V_{DS}$  protection occurs, XFULL never goes L during CHG = H, provided that the timer that starts at CHG $\uparrow$  stops at XFULL $\uparrow$ , and times out within a designed period of maximum charging times. The controller can detect over  $V_{DS}$  at time out.

The device starts charging at *timeH*, and over  $V_{DS}$  protection occurs at TimeI (see Figure 4). At timeI, XFULL stays H, and the controller detects over  $V_{DS}$  protection when the timer ends at timeJ. In this event, the controller inputs CHG = L to terminate the operation.








Figure 5. Timing Diagram at One Switching Cycle

Figure 6. Timing Diagram at Beginning/Ending

### **Control Charging**

The TPS65552A provides three comparators to control charging. Figure 2 shows the block diagram of TPS65552A and Figure 5 shows one timing diagram switching cycle. Note that emphasis is placed on Time1 and Time3 of the waveform in Figure 5.

While SW is ON (Time1 to Time2 in Figure 5), U3 monitors current flow through integrated power-MOSFET from SW to PGND. When  $I_{(SW)}$  exceeds  $I_{(PEAK)}$ , SW turns OFF (Time2 in Figure 5).

When SW turns OFF (Time2 in Figure 5), the magnetic energy in the transformer starts discharging. Meanwhile, U2 monitors the kickback voltage at the SW terminal. As the energy is discharging, the kickback voltage is increasing according to the increase of  $V_{OUT}$  (Time2 to Time3 in Figure 5). When almost all energy is discharged, the system cannot continue rectification via the diode, and the charging current of  $I_{OUT}$  goes to zero (Time3 in Figure 5). After rectification stops, the small amount of energy left in the transformer is released via the parasitic path, and the kickback voltage reaches zero (Time3 to Time4 in Figure 5). During this period, U2 makes SW turn ON when  $(V_{(SW)}$  - VBAT) dips from  $V_{(ZERO)}$  (Time5 in Figure 5). In the actual circuit, the period between Time4 and Time5 in Figure 5 is small or does not appear dependent on the delay time of the U2 detection to SW ON.

U1 also monitors the kickback voltage. When  $(V_{(SW)}$  - VBAT) exceeds  $V_{(FULL)}$ , TPS65552A stops charging (see Figure 6).

In Figure 5 and Figure 6, *ON* time is always the same period in every switching. The *ON* time is calculated by Equation 1. This equation is not dependent on output voltage.

$$t_{ON} = L \frac{I_{PEAK}}{V_{BAT}}$$
 (1)

However, *OFF* time is dependant on output voltage. As the output voltage gets higher, the *OFF* time gets shorter (see Equation 2).

SLVS567-JULY 2005



$$t_{OFF} = N_{TURN} \times L \frac{I_{PEAK}}{V_{OUT}}$$
 (2)

# **Reference Voltage**

The TPS65552A does not have its own reference voltage circuit inside, and the TPS65552A uses the VCC input voltage as a reference to detect  $I_{(PEAK)}$ ,  $V_{(ZERO)}$ , and  $V_{(FULL)}$ . Therefore, voltage input at VCC is approximately 5 V.

VCC differs from 5 V by system limitations. Table 1 shows the dependence of each function of TPS65552A to VCC.

Table 1. VCC Dependence of TPS65552A

	PARAMETER	EQUATION		VCC	
			4.5	5	5.5
	I <sub>(PEAK1)</sub>	0.52 x VCC - 0.92	1.42	1.68	1.94
	I <sub>(PEAK2)</sub>	0.24 x VCC - 0.33	0.75	0.87	0.99
V <sub>(FULL)</sub>	TPS65552A	5.8 x VCC	26.1	29.0	31.9
	over V <sub>DS</sub>	0.24 x VCC	1.08	1.2	1.32

# **Termination Voltage Setting**

To obtain a different termination voltage, transformers of different turn ratio are required. Table 2 shows the matrix of termination voltage and the turn ratio of the transformer. The table only shows a *ONE to integer* ratio while there are no limitations for a turn ratio of the transformer in a real application circuit, example 1:10.5 (= 10:105).

**Table 2. Termination Voltage Setting Table** 

	TPS65552A
	29 [V]
1:10	290
1:11	319
1:12	348



SLVS567-JULY 2005

# **Programming Peak Current**

The TPS65552A provides a method to program  $I_{(PEAK)}$  through the input voltage of the I\_PEAK terminal. Figure 7 shows how to program  $I_{(PEAK)}$ .

I\_PEAK input is treated as a logic input, when its voltage is below  $V_{(PKL)}$  (0.6 V) and above  $V_{(PKH)}$  (2.4 V). Between  $V_{(PKL)}$  and  $V_{(PKH)}$ , I\_PEAK input is treated as an analog input. Using this characteristic, I\_{(PEAK)} can be set by the logic signal or by an analog input.

Typical usages of this function are:

- Charging I<sub>(PEAK)</sub> depends on the battery voltage. Large I<sub>(PEAK)</sub> for an adequate battery, small I<sub>(PEAK)</sub> for a poor battery.
- 2. Reducing I<sub>(PEAK)</sub> when zooming lens (motor works); this avoids shutdown of the battery with a large current output.

In Figure 1, three optional connections to I\_PEAK are shown.

- 1. Use the controller to treat I\_PEAK as the logic input pin. This option is the easiest.
- 2. Use a D/A converter to force I<sub>(PFAK)</sub> to follow analog information, such as battery voltage.
- 3. Use an analog circuit to achieve the same results as the D/A converter.




Figure 7. I\_PEAK vs I<sub>(SW)</sub>

#### **IGBT Driver Control**

The IGBT driver provided by the TPS65552A is a simple buffer in the logical table. Table 3 shows the function (see Figure 4).

**Table 3. IBGT Driver Function Table** 

F_ON	G_IGBT
L	L
Н	Н

SLVS567-JULY 2005



#### **Protections**

TPS65552A provides three protections: thermal shutdown, max on time, and overvoltage at power SW.

#### **Thermal Shutdown**

When TPS65552A overheats, all functions stop. The only way to recover is to wait for the TPS65552A to cool down. This protection is not through *SHUTDOWN*, so the TPS65552A restarts charging if CHG stays H during the whole overheated period.

#### **MAX ON Time**

To prevent a condition such as pulling current from a poor power source (i.e., an almost empty battery), the TPS65552A provides a maximum ON time protection. If the ON time exceeds  $t_{MAX}$ , the TPS555x is forced OFF regardless of  $I_{(PEAK)}$  detection.

# Overvoltage at Power SW

To avoid the stress of power dissipation, the TPS65552A provides an overvoltage monitor function at the SW terminal. If this protection occurs, the overvoltage status is latched (see Figure 4 and its descriptions).

This function also protects short-circuit of the secondary side. In the short-circuit state of the secondary side, almost 100% of the battery voltage is supplied to SW, which stresses the device.

#### **PCB** Information




Figure 8. PCB Design Guideline(1)

(1) TI assumes no responsibility for the consequences of use of this application circuit, such as an infringement of intellectual property rights or other rights, including patents, of third parties.



SLVS567-JULY 2005

Figure 8 shows key points when designing a PCB.

- 1. In many DSC designs, parasitic resistance that cannot be ignored, exists on the power line path from the battery to the primary side turn of the transformer. The TPS65552A has one ground point connection inside the IC at the PGND PAD. So, the PCB layout should also keep a one-point ground connection at the PGND terminal of TPS65552A.
- 2. The loop indicated by dotted-lines is laid out as small as possible to reduce the open area of the loop.
- 3. The TPS65552A uses the VCC input as a reference voltage. Considering Note 1, the ground of the *power* unit that sources VCC is connected to PGND.
- 4. Regarding Note 3, the bypass capacitor, C2, is required to avoid grounding noise.

### **Additional Technical Information**

TI provides an application note for this device. For more technical information, please find the application note on the TI Web site or consult your sales contact. Literature number SLVA197.

The application note provides the following information.

- 1. Recommended external parts
- 2. PCB layout
- 3. Detailed operation theory
- 4. Calculation of the efficiency
- 5. Key points to design your system

# PACKAGE OPTION ADDENDUM



4-Nov-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS65552ADGQG4	NRND	MSOP- PowerPAD	DGQ	10		TBD	Call TI	Call TI	-35 to 85		
TPS65552ARGTR	NRND	QFN	RGT	16		TBD	Call TI	Call TI	-35 to 85	BKV	
TPS65552ARGTT	NRND	QFN	RGT	16		TBD	Call TI	Call TI	-35 to 85	BKV	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


# **PACKAGE OPTION ADDENDUM**

4-Nov-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGQ (S-PDSO-G10)

# PowerPAD™ PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-187 variation BA-T.

### PowerPAD is a trademark of Texas Instruments.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203495/I



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated