


SLLIMM-nano IPM, 3-phase inverter, 1 A, 3.6 Ω max., 500 V MOSFET



NSDIP-26L

Features

- IPM 1 A, 500 V, $R_{DS(on)}$ = 3.6 Ω , 3-phase MOSFET inverter bridge including control ICs for gate driving
- · Optimized for low electromagnetic interference
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/ pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- · Shutdown function
- Comparator for fault protection against overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for easy board layout
- NTC for temperature control (UL 1434 CA 2 and 4)
- Moisture sensitive level (MSL) 3 for SMD package

Applications

- 3-phase inverters for small power motor drives
- Roller shutters, dishwashers, refrigerator fans, air-conditioning fans, draining and recirculation pumps



Product status link

STIPNS1M50T-H

Product summary			
Order code	STIPNS1M50T-H		
Marking IPNS1M50T-H			
Package	NSDIP-26L		
Packing	Tape and reel		

Description

This SLLIMM (small low-loss intelligent molded module) nano provides a compact, high-performance AC motor drive in a simple, rugged design. It is composed of six MOSFETs and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is optimized for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM is a trademark of STMicroelectronics.



Internal schematic diagram and pin configuration

GND(1))(26)N W NTC T/SD/OD (2))(25)W,OUT W GND VccW(3)(HVG)(24)Vboot W OUT vcc HinW(4) HIN LVG SD/OD LinW(5) LIN Vboot OP+(6))(23)N V OPOUT(7) GND OP+ OPOUT (22)V,OUT V OP-HVG OP-(8) OUT VCC VccV(9) SD/OD HinV(10))(21)Vboot V LinV(11))(20)N U Cin(12) HVG VccU(13))(19)U,OUT U OUT VCC HIN LVG HinU(14) SD/OD)(18) P LIN Vboot T/SD/OD(15))(17)Vboot U LinU(16)

Figure 1. Internal schematic diagram

GIPD120120170806SA

DS12106 - Rev 3 page 2/23

page 3/23




Table 1. Pin description

Pin	Symbol	Description
1	GND	Ground
2	T/SD/OD	NTC thermistor terminal / shutdown logic input (active low) / open-drain (comparator output)
3	V _{CC} W	Low voltage power supply W phase
4	HIN W	High-side logic input for W phase
5	LIN W	Low-side logic input for W phase
6	OP+	Op-amp non inverting input
7	OP _{OUT}	Op-amp output
8	OP-	Op-amp inverting input
9	V _{CC} V	Low voltage power supply V phase
10	HIN V	High-side logic input for V phase
11	LIN V	Low-side logic input for V phase
12	CIN	Comparator input
13	V _{CC} U	Low voltage power supply for U phase
14	HIN U	High-side logic input for U phase
15	T/SD/OD	NTC thermistor terminal / shutdown logic input (active low) / open-drain (comparator output)
16	LIN U	Low-side logic input for U phase
17	$V_{BOOT} U$	Bootstrap voltage for U phase
18	Р	Positive DC input
19	U, OUT_U	U phase output
20	N _U	Negative DC input for U phase
21	V _{BOOT} V	Bootstrap voltage for V phase
22	V, OUT _V	V phase output
23	N _V	Negative DC input for V phase
24	V _{BOOT} W	Bootstrap voltage for W phase
25	W, OUT _W	W phase output
26	N _W	Negative DC input for W phase



Figure 2. Pin layout (top view)



(*) Dummy pin internally connected to P (positive DC input).

DS12106 - Rev 3 page 4/23

Downloaded from Arrow.com.





2 Electrical ratings

2.1 Absolute maximum ratings

Table 2. Inverter part

Symbol	Parameter	Value	Unit
V _{DSS}	MOSFET blocking voltage (or drain-source voltage) for each MOSFET ($V_{IN}^{(1)}$ = 0 V)	500	V
± I _D	Continuous current each MOSFET (T _C = 25 °C)	1	Α
± I _{DP} (2)	Peak drain current each MOSFET (less than 1 ms)	2	Α
P _{TOT}	Total power dissipation for each MOSFET (T _C = 25 °C)	10	W

^{1.} Applied among HINi, LINi and GND for i = U, V, W.

Table 3. Control part

Symbol	Parameter	Min.	Max.	Unit
V _{OUT}	Output voltage applied among OUT _U , OUT _V , OUT _W - GND	V _{boot} - 21	V _{boot} + 0.3	V
V _{CC}	Low voltage power supply	- 0.3	21	V
V _{CIN}	Comparator input voltage	- 0.3	V _{CC} + 0.3	V
V _{op+}	Op-amp non-inverting input	- 0.3	V _{CC} + 0.3	V
V _{op-}	Op-amp inverting input	- 0.3	V _{CC} + 0.3	V
V_{boot}	Bootstrap voltage	- 0.3	620	V
V _{IN}	Logic input voltage applied among HIN, LIN and GND	- 0.3	15	V
V _{T/SD/OD}	Open-drain voltage	- 0.3	15	V
dV _{OUT} /dt	Allowed output slew rate		50	V/ns

Table 4. Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heat sink plate (AC voltage, t = 60 s)	1000	V _{rms}
T _J	Power chip operating junction temperature range	-40 to 150	°C
T _C	Module case operation temperature range	-40 to 125	°C

DS12106 - Rev 3 page 5/23

^{2.} Pulse width limited by max. junction temperature.



2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Thermal resistance junction-case single MOSFET	12.5	°C/W
R _{th(j-a)}	Thermal resistance junction-ambient (per module)	24	°C/W

DS12106 - Rev 3 page 6/23



3 Electrical characteristics

 T_J = 25 °C unless otherwise specified.

3.1 Inverter part

Table 6. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{DSS}	Zero-gate voltage drain current	V _{DS} = 500 V, V _{CC} = 15 V, V _{Boot} = 15 V			1	mA
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ V},$ $I_D = 1 \text{ mA}$	500			V
R _{DS(on)}	Static drain-source turn-on resistance	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_D = 0.5 \text{ A}$		3.2	3.6	Ω
V _{SD}	Drain-source diode forward voltage	V _{IN} ⁽¹⁾ = 0 "logic state", I _D = 1 A		0.9	1.6	V

^{1.} Applied among HINx, LINx and GND for x=U,V,W.

Table 7. Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{on} (1)	Turn-on time	V _{DD} = 300 V,	-	226	-	
t _{c(on)} (1)	Crossover time (on)		-	130	-	
t _{off} (1)	Turn-off time	$V_{CC} = V_{boot} = 15 V,$	-	248	-	ns
t _{c(off)} (1)	Crossover time (off)	$V_{IN}^{(2)} = 0 \text{ to } 5 \text{ V},$	-	56	-	
t _{rr}	Reverse recovery time	I _D = 0.5 A	-	155	-	
E _{on}	Turn-on switching energy	(see Figure 4. Switching time definition)	-	25	-	μJ
E _{off}	Turn-off switching energy		-	3.8	-	μυ

^{1.} t_{ON} and t_{OFF} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of MOSFET itself under the internally given gate driving conditions.

DS12106 - Rev 3 page 7/23

^{2.} Applied among HINx, LINx and GND for x=U,V,W.



Figure 3. Switching time test circuit




Figure 4. Switching time definition




Figure 4. Switching time definition refers to HIN, LIN inputs (active high).

page 8/23



3.2 Control part

(V_{CC} = 15 V unless otherwise specified).

Table 8. Low voltage power supply

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC_hys}	V _{CC} UV hysteresis		1.2	1.5	1.8	V
V _{CC_thON}	V _{CC} UV turn ON threshold		11.5	12	12.5	V
V _{CC_thOFF}	V _{CC} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	V _{CC} = 15 V, T/ SD /OD = 5 V, LIN = 0 V, HIN = 0 V, CIN = 0 V			150	μA
I _{qcc}	Quiescent current	V _{CC} = 15 V, T/ SD /OD = 5 V, LIN = 0 V, HIN = 0 V, CIN = 0 V			1	mA
V_{ref}	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 9. Bootstrapped voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn-ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn-OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent	$V_{BS} < 9 \text{ V, T/}\overline{SD}/OD = 5 \text{ V,}$		70	110	μA
'QBSU	current	LIN = 0 V and HIN = 5 V, CIN = 0 V		/0	110	μΛ
I _{OBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}, \text{ T/}\overline{\text{SD}}/\text{OD} = 5 \text{ V},$		200	300	μA
,GR2	VB2 danageout garrour	LIN = 0 V and HIN = 5 V, CIN = 0 V		200 300	300	μΛ
R _{DS(on)}	Bootstrap driver on-resistance	LVG ON		120		Ω

Table 10. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage				0.8	V
V _{ih}	High logic level voltage		2.25			V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μΑ
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μΑ
I _{LINh}	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I _{LINI}	LIN logic "0" input bias current	LIN = 0 V			1	μΑ
I _{SDh}	SD logic "0" input bias current	<u>SD</u> = 15 V	200	350	500	μΑ
I _{SDI}	SD logic "1" input bias current	<u>SD</u> = 0 V			3	μΑ
Dt	Dead time	see Figure 9. Dead time and interlocking waveform definitions		180		ns

DS12106 - Rev 3 page 9/23



Table 11. Op-amp characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage	$V_{ic} = 0 \text{ V}, V_{o} = 7.5 \text{ V}$			6	mV
I _{io}	Input offset current	V _{ic} = 0 V, V _o = 7.5 V		4	40	nA
l _{ib}	Input bias current (1)	v _{ic} - 0 v, v ₀ - 7.5 v		100	200	nA
V _{OL}	Low level output voltage	R_L = 10 k Ω to V_{CC}		75	150	mV
V _{OH}	High level output voltage	R_L = 10 k Ω to GND	14	14.7		V
1	Output short-circuit current	Source, $V_{id} = +1 \text{ V}$, $V_0 = 0 \text{ V}$	16	30		mA
l _o		Sink, $V_{id} = -1 V$, $V_o = V_{CC}$	50	80		mA
SR	Slew rate	$V_i = 1 - 4 \text{ V}, C_L = 100 \text{ pF}, unity gain}$	2.5	3.8		V/µs
GBWP	Gain bandwidth product	V _o = 7.5 V	8	12		MHz
A _{vd}	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs. V _{CC}	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

^{1.} The direction of input current is out of the IC.

Table 12. Sense comparator characteristics

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
l _{ib}	Input bias current	V _{CIN} = 1 V			1	μA
V_{od}	Open-drain low level output voltage	I _{od} = 3 mA			0.5	V
R _{ON_OD}	Open-drain low level output resistance	I _{od} = 3 mA		166		Ω
R _{PD_SD}	SD pull-down resistor (1)			125		kΩ
t _{d_comp}	Comparator delay	$T/\overline{SD}/OD$ pulled to 5 V through 100 k Ω resistor		90	130	ns
SR	Slew rate	C_L = 180 pF, R_{pu} = 5 k Ω		60		V/µs
t _{sd}	Shutdown to high- / low-side driver propagation delay	$V_{OUT} = 0 \text{ V}, V_{boot} = V_{CC}, V_{IN} = 0 \text{ to } 3.3 \text{ V}$	50	125	200	
t _{isd}	Comparator triggering to high- / low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN	50	200	250	ns

^{1.} Equivalent values as a result of the resistances of three drivers in parallel.

DS12106 - Rev 3 page 10/23




Table 13. Truth table

Condition	Logic input (V _I)			Output		
Condition	T/SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	X ⁽¹⁾	X ⁽¹⁾	L	L	
Interlocking half-bridge tri-state	Н	Н	Н	L	L	
0 "logic state" half-bridge tri-state	Н	L	L	L	L	
1 "logic state" low-side direct driving	Н	Н	L	Н	L	
1 "logic state" high-side direct driving	Н	L	Н	L	Н	

^{1.} X: don't care.

3.2.1 NTC thermistor

Figure 5. Internal structure of $\overline{\text{SD}}$ and NTC



RPD_SD: equivalent value as result of resistances of three drivers in parallel.

DS12106 - Rev 3 page 11/23







Figure 6. Equivalent resistance (NTC//R_{PD_SD})





page 12/23







Figure 8. Voltage of T/SD/OD pin according to NTC temperature

DS12106 - Rev 3 page 13/23



3.3 Waveform definitions

Figure 9. Dead time and interlocking waveform definitions



DS12106 - Rev 3 page 14/23



4 Shutdown function

The device is equipped with three half-bridge IC gate drivers and integrates a comparator for fault detection.


The comparator has an internal voltage reference V_{REF} connected to the inverting input, while the non-inverting input pin (CIN) can be connected to an external shunt resistor for current monitoring.


Since the comparator is embedded in the U IC gate driver, in case of fault it disables directly the U outputs, whereas the shutdown of V and W IC gate drivers depends on the RC value of the external SD circuitry, which fixes the disabling time.

For an effective design of the shutdown circuit, please refer to Application note AN4966.

Figure 10. Shutdown timing waveforms

GADG250120171515FSR





 $R_{\rm SD}$ and $C_{\rm SD}$ external circuitry must be designed to ensure $\ V_{on} < V_{il} \ \& \ V_{off} > V_{ih}$

Please refer to AN4966 for further details.

DS12106 - Rev 3 page 15/23

^{*} R_{NTC} to be considered only when the NTC is internally connected to the $T/\overline{SD}/OD$ pin.



5 Application circuit example




Figure 11. Application circuit example

GADG100620160912FSR

Application designers are free to use a different scheme according to the specifications of the device.

DS12106 - Rev 3 page 16/23



5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 k Ω (typ.) pull-down resistor is built-in for each input. To avoid input signal oscillation, the wiring of each input should be as short as possible, and the use of RC filters (R₁, C₁) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor C_{VCC} (aluminum or tantalum) can reduce the transient circuit demand on the power supply. Also, to reduce any high-frequency switching noise distributed on the power lines, a decoupling capacitor C₂ (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to the V_{cc} pin and in parallel with the bypass capacitor.
- The use of an RC filter (R_{SF} , C_{SF}) is recommended to prevent protection circuit malfunction. The time constant (R_{SF} x C_{SF}) should be set to 1 µs and the filter must be placed as close as possible to the CIN pin.
- The SD is an input/output pin (open-drain type if it is used as output). A built-in thermistor NTC is internally connected between the SD pin and GND. The voltage V_{SD}-GND decreases as the temperature increases, due to the pull-up resistor R_{SD}. In order to keep the voltage always higher than the high-level logic threshold, the pull-up resistor should be set to 1 k Ω or 2.2 k Ω for 3.3 V or 5 V MCU power supply, respectively. The capacitor C_{SD} of the filter on SD should be fixed no higher than 3.3 nF in order to assure the SD activation time $\tau_A \le 500$ ns. Besides, the filter should be placed as close as possible to the \overline{SD} pin.
- The decoupling capacitor C₃ (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each C_{boot}, filters high-frequency disturbance. Both C_{boot} and C₃ (if present) should be placed as close as possible to the U, V, W and V_{boot} pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To avoid overvoltage on the V_{cc} pin, a Zener diode (Dz1) can be used. Similarly on the V_{boot} pin, a Zener diode (Dz2) can be placed in parallel with each Cboot.
- The use of the decoupling capacitor C₄ (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor Cvdc is useful to prevent surge destruction. Both capacitors C4 and Cvdc should be placed as close as possible to the IPM (C₄ has priority over C_{vdc}).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-couplers is possible.
- Low-inductance shunt resistors have to be used for phase leg current sensing.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PWR GND should be as short as
- The connection of SGN GND to PWR GND on one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the specifications of the device for application designs. For further details, please refer to the relevant application note.

Table 14. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply voltage	Applied among P-Nu, Nv, Nw		300	400	V
V _{CC}	Control supply voltage	Applied to V _{CC} -GND	13.5	15	18	V
V _{BS}	High-side bias voltage	Applied to V _{BOOTi} -OUT _i for i = U, V, W	13		18	V
t _{dead}	Blanking time to prevent arm-short	For each input signal	1			μs
f _{PWM}	PWM input signal	-40 °C < T _C < 100 °C -40 °C < T _J < 125 °C			25	kHz
T _C	Case operation temperature				100	°C

DS12106 - Rev 3 page 17/23





6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 NSDIP-26L package information

Figure 12. NSDIP-26L package outline





8374968_4

DS12106 - Rev 3 page 18/23



Table 15. NSDIP-26L package mechanical data

D.	mm				
Dim.	Min.	Тур.	Max.		
A			3.45		
A1	0.10		0.25		
A2	3.00	3.10	3.20		
A3	1.10	1.30	1.50		
b	0.47		0.57		
b1	0.45	0.50	0.55		
b2	0.63		0.67		
С	0.47		0.57		
c1	0.45	0.50	0.55		
D	29.05	29.15	29.25		
D1	0.70				
D2	0.45				
D3	0.90				
D4			29.65		
E	12.35	12.45	12.55		
E1	16.70	17.00	17.30		
E2	0.35				
е	1.70	1.80	1.90		
e1	2.40	2.50	2.60		
L	1.24	1.39	1.54		
L1	1.00	1.15	1.30		
L2	0.25 BSC				
L3	2.275 REF				
R1	0.25	0.40	0.55		
R2	0.25	0.40	0.55		
S		0.39	0.55		
θ	0°		8°		
Θ1	3° BSC				
Θ2	10°	12°	14°		

DS12106 - Rev 3 page 19/23



2.50 0.65
PIN 26
PIN 17
PIN 17
PIN 1
PIN 16
1.80
0.90

Figure 13. NSDIP-26L recommended footprint (dimensions are in mm)

8374968_4_fp



Revision history

Table 16. Document revision history

Date	Revision	Changes
13-Apr-2017	1	Initial release.
	2	Datasheet status promoted from preliminary to production data.
		Updated features on cover page.
08-Jan-2018		Updated Table 3: "Inverter part", Table 5: "Total system", Table 6: "Thermal data" and Table 13: "Sense comparator characteristics".
		Updated Section 6.1: "NSDIP-26L package information".
		Removed maturity status indication from cover page.
		Updated Section 2 Electrical ratings.
		Updated Table 8. Low voltage power supply and Table 10. Logic inputs.
19-Aug-2019	3	Updated Section 4 Shutdown function.
		Updated Section 5.1 Guidelines.
		Updated Section 6.1 NSDIP-26L package information.
		Minor text changes.



Contents

1	Inte	rnal schematic diagram and pin configuration	2
2	Elec	ctrical ratings	5
	2.1	Absolute maximum ratings	5
	2.2	Thermal data	6
3	Elec	ctrical characteristics	7
	3.1	Inverter part	
	3.2	Control part	9
		3.2.1 NTC thermistor	11
	3.3	Waveform definitions	14
4	Shu	tdown function	15
5	Арр	olication circuit example	16
	5.1	Guidelines	
6	Pac	kage information	18
	6.1	NSDIP-26L package information	18
Re	vision	history	21



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS12106 - Rev 3 page 23/23