

### SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS SDLS123 – MARCH 1974 – REVISED MARCH 1988

TYPE	TYPICAL POWER	TYPICAL DELAY
	DISSIPATION	(4-BIT WORDS)
'85	275 mW	23 ns
LS85	52 mW	24 ns
′S85	365 mW	11 ns


#### description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.





#### SN54LS85, SN54S85 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

		ARING UTS			CASCADING INPUTS	OUTPUTS			
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = 8	A > 8	A < B	A = 8
A3 > B3	×	×	x	Х	×	Х	н	L	L
A3 < B3	×	×	x	х	×	х	L	н	L
A3 = B3	A2 > B2	×	×	x	×	х	н	L	L
A3 = B3	A2 < B2	×	x	х	x	х	L	н	L
A3 = B2	A2 = B2	A1 > B1	x	x	x	х	н	L	L
A3 = B3	A2 = B2	A1 < B1	×	х	x	х	L	н	L
A2 = B3	A2 = B2	A1 = B1	A0 > B0	×	×	х	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < 80	x	×	х	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = 80	н	L	L	н	L	L
A3 = B3	A2 = B2	A1 = B1	AO = BO	L	н	L	L	н	L
A3 = B3	A2 = B2	A1 = B1	AO = BO	x	x	н	L	L	н
A3 = B3	A2 = B2	A1 = B1	A0 = 80	н	н	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	н	Н	L


#### FUNCTION TABLE

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1988, Texas Instruments Incorporated

### SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 **4-BIT MAGNITUDE COMPARATORS** SDLS123 – MARCH 1974 – REVISED MARCH 1988

#### logic diagrams (positive logic)




logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54' SN54S'	SN54LS'	SN74' SN74S'	SN74LS'	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	7	7	V
Input voltage	5.5	7	5.5	7	V
Interemitter voltage (see Note 2)	5.5		5.5		V
Operating free-air temperature range	- 55	to 125	- 0	to 70	°C
Storage temperature range	- 65	to 150	- 65	to 150	°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies to each A input in conjunction with its respective B input of the '85 and 'S85.



### SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

#### recommended operating conditions

		SN5485	5		SN7485		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TE	ST CONDIT	IONS <sup>†</sup>		MIN	түр‡	MAX	UNIT
VIH	High-level input voltage						2			V
VIL	Low-level input voltage		1						0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,		l <sub>l</sub> = -12 mA				-1.5	V
Vou	HIGD-level output voltage		V <sub>CC</sub> = MIN,		V <sub>IH</sub> = 2 V,		2.4	3.4		v
Vон			V <sub>IL</sub> = 0.8 V,		1 <sub>OH</sub> = <b>-400</b> μA		2.4	5.4		ľ
VOL	Low-level output voltage		V <sub>CC</sub> = MIN,		VIH = 2	2V,		0.2	0,4	v
VOL			V <sub>IL</sub> = 0.8 V,		IOL = 1	6 mA		0.2	0.4	ľ.
4	Input current at maximum in	put voltage	V <sub>CC</sub> = MAX,		V <sub>I</sub> = 5.	5 V			1	mA
Чн	High-level input current	A < B, A > B inputs	V <sub>CC</sub> = MAX,		Vi = 2.4	4.V			40	μА
'IH	righ-level input current	all other inputs			vi - 2	+ V			120	<u> </u>
1	Low-level input current	A < B, A > B inputs	Vcc = MAX,		VI = 0.4	1.1/			-1.6	mA
μL	Cowlevel input current	all other inputs			vi - 0	+ V			-4.8	
100	Short-circuit output current	5	V MAAY			SN5485	-20		-55	
los	Shore-chean output currents		V <sub>CC</sub> = MAX,	v0-0		SN7485	-18		-55	mA
1CC	Supply current		V <sub>CC</sub> = MAX,	See Note 4				55	88	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ Not more than one output should be shorted at a time.

NOTE 4:  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER <sup>¶</sup>	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN TY	P MAX	רואט		
			1			,			
		A < B, A > B	2	]	1:	2	]		
<sup>t</sup> PLH	Any A or B data input		3	-	]	17	26	ns	
		A = B	4		23	35			
		A < B, A > B	1					1	
			2	C <sub>L</sub> = 15 pF,	15	i			
<sup>t</sup> PHL	Any A or B data input		3	$R_{L} = 400 \Omega,$	20	30	ns		
		A = B	4	See Note 5	20	30			
tPLH	A < B or A = B	A > B	1	Jee Note J	-	11	ns		
tPHL	A < B or A = B	A > B	1	1	1	17	ns		
<sup>t</sup> PLH	A = 8	A = B	2	1	1:	20	ns		
<sup>t</sup> PHL	A = B	A = B	2	1	1	17	ns		
<sup>t</sup> PLH	A > B or A = B	A < B	1	1	-	11	ns		
<sup>t</sup> PHL	A > B or A = B	A < B	1	1	1	17	пѕ		

\$ tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



4

## SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 **4-BIT MAGNITUDE COMPARATORS**

SDLS123 - MARCH 1974 - REVISED MARCH 1988

### recommended operating conditions

	S	N54LS	35	S	N74LS	35	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				t	S	N54LS8	15	S	N74LS8	5	
	PARAM	NETER	TEST CON	DITIONST	MIN	TYP <sup>‡</sup>	MAX	MIN	түр‡	MAX	UNIT
VIH	High-level input	voltage			2			2			V
VIL	Low-level input						0.7			0.7	V
VIK	Input clamp volt	tage	V <sub>CC</sub> = MIN,	lj = -18 mA			-1.5			-1.5	V
VOH	High-level outpu	it voltage		V <sub>1H</sub> = 2 V, I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		v
			V <sub>CC</sub> = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level outpu	t voltage	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	10L = 8 mA					0.35	0.5	Ľ
	Input current	A < B, A > B inputs					0.1			0.1	mA
4	at maximum input voltage	all other inputs	V <sub>CC</sub> ≖ MAX,	V <sub>1</sub> = 7 V			0.3			0.3	
	High-level	A < B, A > B inputs		N - 2 7 M			20			20	μΑ
ЧΗ	input current	all other inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			60			60	
	Low-level	A < B, A > B inputs		V - 0 4 V			-0.4			-0.4	mA
ЧL	input current	all other inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-1.2			-1.2	
los	Short-circuit ou	tput current §	V <sub>CC</sub> = MAX		-20		-100	-20		-100	mA
1cc	Supply current		V <sub>CC</sub> = MAX,	See Note 4		10.4	20		10.4	20	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . §Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4:  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER¶	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	түр	MAX	UNIT
			1			14		
		A < B, A > B	2			19		ns
<sup>t</sup> PLH	Any A or B data input		3			24	36	
		A = B	4			27	45	
		A < B, A > B	1			11		]
			2	0 15-5		15		ns
<sup>t</sup> PHL	Any A or B data input		3	$C_L = 15  pF$		20	30	"
		A = B	4	$R_{L} = 2 k \Omega,$		23	45	
tPLH	A < B or A = B	A > B	1	See Note 5		14	22	ns
<sup>t</sup> PHL	A < B or A = B	A > B	1			11	17	ns
<sup>t</sup> PLH	A = B	A = B	2			13		ns
<sup>t</sup> PHL	A = B	A = B	2			13	26	ns
tPLH	A > B or A = B	A < B	1			14	22	ns
<sup>t</sup> PHL	A > B or A = B	A < 8	1			11	17	ns

 $\P_{tPLH}$  = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



### SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

#### recommended operating conditions

		SN54S85           MIN         NOM         MAX           4.5         5         5.5           -1         -1			SN74S85			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-1			-1	mA	
Low-level output current, IOL			20			20	mA	
Operating free-air temperature, TA	-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TES	TCONDITIONS	;†	MIN	түр‡	MAX	UNIT
VIH	High-level input voltage					2			V
VIL	Low-level input voltage							0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	lı = -18 mA				-1.2	V
			V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	SN54S85	2.5	3.4		v
VOH	High-level output voltage		V <sub>IL</sub> = 0.8 V,	<sup>I</sup> OH = -1 mA	SN74S85	2.7	3.4		V
			V <sub>CC</sub> = MIN,	VIH = 2 V,				0.5	v
VOL	Low-level output voltage		$V_{1L} = 0.8 V,$	1 <sub>OL</sub> = 20 mA				0.5	1
1	Input current at maximum inp	ut voltage	VCC = MAX,	V <sub>1</sub> = 5.5 V				1	mA
		A < B, A > B inputs	V MAX	V 27.V				50	μА
ΗH	High-level input current	all other inputs	$V_{\rm CC} = MAX,$	$v_1 = 2.7 v$				150	<b>#</b> ^
		A < B, A > B inputs						-2	mA
41	Low-level input current	all other inputs	V <sub>CC</sub> = MAX,	vi = 0.5 v				6	
los	Short-circuit output current §		V <sub>CC</sub> = MAX			-40		-100	mA
			V <sub>CC</sub> = MAX,	See Note 4			73	115	
ICC	Supply current		V <sub>CC</sub> = MAX, See Note 4	T <sub>A</sub> = 125°C,	SN54S85W			110	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup>All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

SNot more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
NOTE 4: ICC is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER¶	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN TYP	MAX	UNIT		
			1		5				
		A < B, A > B	2		7.5		ns		
<sup>t</sup> PLH	Any A or B data input		3	-	-	10.5	16		
		A = B	4		12	18			
		A < B, A > B	1			1	5.5		
			2	0 15 5	7		ns		
<sup>t</sup> PHL	Any A or B data input		3	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω,		11	16.5	115	
		A = B	4		11	16.5			
tPLH	A < B or A = B	A > B	1	See Note 5	5	7.5	ns		
tPHL	A < B or A = B	A > B	1		5.5	8.5	ns		
<sup>t</sup> PLH	A = B	A = B	2		7	10.5	ns		
tPHL	A = B	A = B	2		5	7.5	ns		
tPLH	A > B or A = B	A < 8	1		5	7.5	ns		
tPHL	A > B  or  A = B	A < B	1		5.5	8.5	ns		

¶tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



#### TYPICAL APPLICATION DATA

INPUTS

A23

**B22** 

A22

B21

A21

(MSB) B23

**B**3

A3

82

A2

81

**A1** 


A < 8

A = 8

NC



This application demonstrates how these magnitude comparators can be cascaded to compare longer words. The example illustrated shows the comparison of two 24-bit words; however, the design is expandable to n-bits. As an example, one comparator can be used with five of the 24-bit comparators illustrated to expand the word length to 120-bits. Typical comparison times for various word lengths using the '85, 'LS85, or 'S85 are:






# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS85DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS85NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS85DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS85NSR	SO	NS	16	2000	853.0	449.0	35.0



www.ti.com

5-Jan-2022

### TUBE



B - Alignment groove width

Il dimensions are nominal	1			-	•	1	1	
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9754701Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
JM38510/31101B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
M38510/31101B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74LS85D	D	SOIC	16	40	507	8	3940	4.32
SN74LS85N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS85N	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74S85D	D	SOIC	16	40	507	8	3940	4.32
SN74S85N	N	PDIP	16	25	506	13.97	11230	4.32
SN74S85N	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS85FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54S85FK	FK	LCCC	20	1	506.98	12.06	2030	NA

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated