

# SRC0

# Smart push-button on/off controller with Smart Reset<sup>™</sup> and power-on lockout

## Datasheet - production data

- Industrial operating temperature -40 to +85 °C
- Available in TDFN12 2 x 3 mm package

## **Applications**

- Wearable
- Activity tracker
- Smartwatch
- Smartglasses

## **Features**

- Operating voltage 1.6 V to 5.5 V
- Low standby current of 0.6 μA
- Adjustable Smart Reset<sup>™</sup> assertion delay time driven by external C<sub>SRD</sub>
- Power-up duration determined primarily by push-button press
- Debounced PB and SR inputs
- PB and SR ESD inputs withstand voltage up to ±15 kV (air discharge) ±8 kV (contact discharge)
- Active high or active low enable output option (EN or EN) provides control of MOSFET, DC-DC converter, regulator, etc.
- Secure startup, interrupt, Smart Reset<sup>™</sup> or power-down driven by push-button
- Precise 1.5 V voltage reference with 1% accuracy

## Table 1. Device summary

Device	RST	C <sub>SRD</sub>	PB / SR	EN or EN	INT	Startup process
SRC0	open drain <sup>(1)</sup>	3	3	push-pull	open drain <sup>(1)</sup>	$\overline{\text{PB}}$ must be held low until the $\text{PS}_{\text{HOLD}}^{(2)}$ confirmation

1. External pull-up resistor needs to be connected to open drain outputs.


2. For a successful startup, the PS<sub>HOLD</sub> (Power Supply Hold) needs to be pulled high within specific time, t<sub>ON BLANK</sub>.

May 2023

#### DocID026008 Rev 3

This is information on a product in full production.

1/48



## Contents

1	Description
2	Pin descriptions
3	Operation
4	Waveforms
5	Typical operating characteristics
6	Maximum ratings
7	DC and AC characteristics 39
8	Package mechanical data 42
9	Product selector
10	Revision history



# List of tables

Device summary
Pin descriptions
Absolute maximum ratings
Operating and AC measurement conditions
DC and AC characteristics
TDFN12 (2 x 3 mm) package mechanical data
Carrier tape dimensions for TDFN12 (2 x 3 mm) package
SRC0 product selector
Document revision history



# List of figures

Figure 1.	Application hookup	
Figure 2.	Basic functionality (option with enable deassertion after long push)	6
Figure 3.	Basic functionality (option with RST assertion after long push)	6
Figure 4.	Logic diagram	6
Figure 5.	TDFN12 pin connections	7
Figure 6.	Block diagram	
Figure 7.	Successful power-up on SRC0 (PB released prior to t <sub>ON BLANK</sub> expiration) 14	4
Figure 8.	Successful power-up on SRC0 (t <sub>ON_BLANK</sub> expires prior to PB release)	5
Figure 9.	Unsuccessful power-up on SRC0 (PB released prior to t <sub>ON BLANK</sub> ) 1	6
Figure 10.	Unsuccessful power-up on SRC0 (t <sub>ON_BLANK</sub> expires prior to PB release) 1	7
Figure 11.	Successful power-up on SRC0	8
Figure 12.	Unsuccessful power-up on SRC0 ·······	9
Figure 13.	Power-up on STM660x with voltage dropout	
Figure 14.	PB interrupt	
Figure 15.	Long push, PB pressed first	
Figure 16.	Long push, SR pressed first	
Figure 17.	Invalid long push	3
Figure 18.	Long push (option with RST assertion)	
Figure 19.	Long push (option with enable deassertion) 2	
Figure 20.	Undervoltage detected for <t<sub>SRD</t<sub>	
Figure 21.	Undervoltage detected for >t <sub>SRD</sub>	
Figure 22.	PB <sub>OUT</sub> output waveform	
Figure 23.	Supply current vs. temperature, normal state	
Figure 24.	Supply current vs. temperature, standby state	
Figure 25.	Supply current vs. supply voltage, normal state	
Figure 26.	Supply current vs. supply voltage, standby state	
Figure 27.	Threshold vs. temperature, $V_{TH_+} = 3.4 V$ (typ.)	
Figure 28.	Threshold hysteresis vs. temperature, V <sub>HYST</sub> = 200 mV (typ.)	
Figure 29.	Debounce period vs. supply voltage	
Figure 30.	$C_{SRD}$ charging current vs. temperature, $V_{CC} = 3.6 V \dots 3$	
Figure 31.	Output low voltage vs. output low current, $T_A = 25 \text{ °C} \dots 33$	
Figure 32.	Output high voltage vs. output high current, $T_A = 25 \text{ °C}$	
Figure 33.	Output voltage vs. supply voltage, $I_{OUT} = 1 \text{ mA}$ , $T_A = 25 \text{ °C} \dots 33 \text{ cm}$	3
Figure 34.	Input voltage vs. temperature	3
Figure 35.	Reference output voltage vs. temperature, $V_{CC} = 2.0 V3$	4
Figure 36.	Reference output voltage vs. load current, $V_{CC} = 2.0 \text{ V}$ , $T_A = 25 \text{ °C} \dots 33$	4
Figure 37.	Reference output voltage vs. supply voltage, $T_A = 25 \text{ °C}$	
Figure 38.	Reference startup, $I_{REF} = 15 \ \mu\text{F}$ , $T_A = 25 \ ^\circ\text{C}$	5
Figure 39.	Reference response to steps on supply voltage, $I_{REF} = 15 \mu A$ , $T_A = 25 \circ C$	ö
Figure 40.	Reference response to steps in load current, $V_{CC} = 3.6 \text{ V}$ , $T_A = 25 \text{ °C} \dots 33$	1
Figure 41.	TDFN12 (2 x 3 mm) package outline	
Figure 42.	TDFN12 (2 x 3 mm) recommended footprint	
Figure 43.	Carrier tape for TDFN12 (2 x 3 mm) package 4	Э



## 1 Description

The SRC0 devices monitor the state of connected push-button(s) as well as sufficient supply voltage. An enable output controls power for the application through the MOSFET transistor, DC-DC converter, regulator, etc. If the supply voltage is above a precise voltage threshold, the enable output can be asserted by a simple press of the button. Factory-selectable supply voltage thresholds are determined by highly accurate and temperature-compensated references. An interrupt is asserted by pressing the push-button during normal operation and can be used to request a system power-down. The interrupt is also asserted if undervoltage is detected. By a long push of one button (PB) or two buttons (PB and SR) either a reset is asserted or power for the application is disabled depending on the option used.

The device also offers additional features such as precise 1.5 V voltage reference with very tight accuracy of 1%, separate output indicating undervoltage detection and separate output for distinguishing between interrupt by push-button or undervoltage.

The device consumes very low current of 6  $\mu A$  during normal operation and only 0.6  $\mu A$  current during standby.

The SRC0 is available in the TDFN12 package and is offered in several options among features such as selectable threshold, hysteresis, timeouts, output types, etc.




Figure 1. Application hookup

1. A resistor is required for open drain output type only. A 10 k $\Omega$  pull-up is sufficient in most applications.

- 2. Capacitor  $C_{\text{REF}}$  is mandatory on  $V_{\text{REF}}$  output (even if  $V_{\text{REF}}$  is not used). Capacitor value of 1  $\mu\text{F}$  is recommended.
- For the SRC0 the processor has to confirm the proper power-on during the fixed time period, t<sub>ON BLANK</sub>. This failsafe feature prevents the user from turning on the system when there is a faulty power switch or an unresponsive microprocessor.







Figure 2. Basic functionality (option with enable deassertion after long push)


1. For power-up the battery voltage has to be above  $V_{TH\scriptscriptstyle +}$  threshold.



## Figure 3. Basic functionality (option with RST assertion after long push)

1. For power-up the battery voltage has to be above  $V_{\text{TH}+}$  threshold.

#### Figure 4. Logic diagram







Pin n°	Symbol	Function
1	V <sub>CC</sub>	Power supply input
2	SR	Smart Reset <sup>™</sup> button input
3	V <sub>REF</sub>	Precise 1.5 V voltage reference
4	PS <sub>HOLD</sub>	PS <sub>HOLD</sub> input
5	C <sub>SRD</sub>	Adjustable Smart Reset <sup>™</sup> delay time input
6	PB	Push-button input
7	VCCLO	Output for high threshold comparator output $(V_{TH+})$
8	PB <sub>OUT</sub>	Status of PB push-button input
9	EN or EN	Enable output
10	RST	Reset output
11	INT	Interrupt output
12	GND	Ground

Table 2. Pin descriptions

## Figure 5. TDFN12 pin connections







- 1. Internal pull-up resistor connected to PB input (see Table 5 for precise specifications).
- 2. Optional internal pull-up resistor connected to SR input (see *Table 5* for precise specifications).
- 3. Internal pull-down resistor is connected to PS<sub>HOLD</sub> input only during startup (see *Figure 7, 8, 9, 10, 11, 12, 13*, and *18*).



## 2 Pin descriptions

V<sub>CC</sub> - power supply input

 $V_{CC}$  is monitored during startup and normal operation for sufficient voltage level. Decouple the  $V_{CC}$  pin from ground by placing a 0.1  $\mu$ F capacitor as close to the device as possible.

SR - Smart Reset<sup>™</sup> button input

This input is equipped with voltage detector with a factory-trimmed threshold and has  $\pm 8 \text{ kV}$  HBM ESD protection.

Both  $\overline{PB}$  and  $\overline{SR}$  buttons have to be pressed and held for t<sub>SRD</sub> period so the long push is recognized and the reset is asserted (or the enable output is deasserted depending on the option) - see *Figure 13*, *14*, and *15*.

Active low SR input is usually connected to GND through the momentary push-button (see *Figure 1*) and it has an optional 100 k $\Omega$  pull-up resistor. It is also possible to drive this input using an external device with either open drain (recommended) or push-pull output. Open drain output can be connected in parallel with push-button or other open drain outputs, which is not possible with push-pull output. SR input is monitored for falling edge after power-up and must not be grounded permanently.

V<sub>REF</sub> - external precise 1.5 V voltage reference

This 1.5 V voltage reference is specified with very tight accuracy of 1% (see *Table 5*). It has proper output voltage as soon as the reset output is deasserted (i.e. after t<sub>REC</sub> expires) and it is disabled when the device enters standby mode. A mandatory capacitor needs to be connected to V<sub>REF</sub> output (even if V<sub>REF</sub> is not used). Capacitor value of 1  $\mu$ F is recommended.

PS<sub>HOLD</sub> input

This input is equipped with a voltage detector with a factory-trimmed threshold. It is used to confirm correct power-up of the device (if EN or EN is not asserted) or to initiate a shutdown (if EN or EN is asserted).

Forcing PS<sub>HOLD</sub> high during power-up confirms the proper start of the application and keeps enable output asserted. Because most processors have outputs in high-Z state before initialization, an internal pull-down resistor is connected to PS<sub>HOLD</sub> input during startup (see *Figure 7, 8, 9, 10, 11, 12, 13*, and *18*).

Forcing the PS<sub>HOLD</sub> signal low during normal operation deasserts the enable output (see *Figure 12*). Input voltage on this pin is compared to an accurate voltage reference.

C<sub>SRD</sub> - Smart Reset<sup>™</sup> delay time input

A capacitor to ground determines the additional time ( $t_{SRD}$ ) that  $\overline{PB}$  with  $\overline{SR}$  must be pressed and held before a long push is recognized. The connected  $C_{SRD}$  capacitor is charged with  $I_{SRD}$  current. Additional Smart Reset<sup>TM</sup> delay time  $t_{SRD}$  ends when voltage on the  $C_{SRD}$  capacitor reaches the  $V_{SRD}$  voltage threshold. It is recommended to use a low ESR capacitor (e.g. ceramic). If the capacitor is not used, leave the  $C_{SRD}$  pin open. If no capacitor is connected, there is no  $t_{SRD}$  and a long push is recognized right after  $t_{INT\_Min}$  expires (see *Figure 18* and *19*).



PB - power ON switch

This input is equipped with a voltage detector with a factory-trimmed threshold and has  $\pm$  8 kV HBM ESD protection.

When the PB button is pressed and held, the battery voltage is detected and EN (or EN) is asserted if the battery voltage is above the threshold  $V_{TH+}$  during the whole  $t_{DEBOUNCE}$  period (see *Figure 13*).

A short push of the push-button during normal operation can initiate an interrupt through debounced INT output (see *Figure 14*) and a long push of PB and SR simultaneously can either assert reset output RST (see *Figure 18*) or deassert the EN or EN output (see *Figure 19*) based on the option used.

Note: A switch to GND must be connected to this input (e.g. mechanical push-button, open drain output of external circuitry, etc.), see Figure 1. This ensures a proper startup signal on  $\overline{PB}$  (i.e. a transition from full  $V_{CC}$  below specified  $V_{IL}$ ).  $\overline{PB}$  input has an internal 100 k $\Omega$  pull-up resistor connected.

VCCLO - high threshold detection output

During power-up,  $\overline{VCC}_{LO}$  is low when  $V_{CC}$  supply voltage is below the  $V_{TH+}$  threshold. After successful power-up (i.e. during normal operation)  $\overline{VCC}_{LO}$  is low anytime undervoltage is detected (see *Figure 13*).

Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k $\Omega$  is sufficient in most applications.

 $\overline{\text{VCC}}_{\text{LO}}$  is floating when SRC0 is in standby mode.

PB<sub>OUT</sub> - PB input state

If the push-button  $\overline{PB}$  is pressed, the pin stays low during the  $t_{DEBOUNCE}$  time period. If  $\overline{PB}$  is asserted for the entire  $t_{DEBOUNCE}$  period,  $\overline{PB}_{OUT}$  will then stay low for at least  $t_{\overline{INT}\_Min}$ . If  $\overline{PB}$  is asserted after  $\underline{t_{\overline{INT}\_Min}}$  expires,  $\overline{PB}_{OUT}$  will return high as soon as  $\overline{PB}$  is deasserted (see *Figure 22*).  $\overline{PB}_{OUT}$  ignores PB assertion during an undervoltage condition. At startup on the SRC0  $\overline{PB}_{OUT}$  will respond only to the first  $\overline{PB}$  assertion and any other assertion will be ignored until  $t_{ON\_BLANK}$  expires. This output is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.



## EN or EN - enable output

This output is intended to enable system power (see *Figure 1*). EN is asserted **high** after a valid turn-on event has been detected and confirmed (i.e. push-button has been pressed and held for  $t_{DEBOUNCE}$  or more and  $V_{CC} > V_{TH+}$  voltage level has been detected - see *Figure 13*). EN is released **low** if any of the conditions below occur:

- a) the push-button is released before PS<sub>HOLD</sub> is driven high.
- b) PS<sub>HOLD</sub> is driven low during normal operation (see *Figure 14*).
- c) an undervoltage condition is detected for more than  $t_{SRD} + t_{INT}Min + t_{DEBOUNCE}$  (see *Figure 21*).
- a long push of the buttons is detected (only for the device with option "EN deasserted by long push" see *Figure 19*) or PS<sub>HOLD</sub> is not driven high during t<sub>ON\_BLANK</sub> after a long push of the buttons (only for the device with option "RST asserted by long push" see *Figure 18*).

Described logic levels are inverted in case of EN output. Output type is push-pull by default.

RST - reset output

This output pulls low for t<sub>REC</sub>:

- a) during startup. PB has been pressed (falling edge on the PB detected) and held for at least t<sub>DEBOUNCE</sub> and V<sub>CC</sub> > V<sub>TH+</sub> (see *Figure 7, 8, 9, 10, 11, 12* and *13* for more details).
- b) after long push detection (valid only for the device with <u>option</u> "RST asserted by long push"). PB has been pressed (falling edge on the PB detected) and held for more than t<sub>DEBOUNCE</sub> + t<sub>SRD</sub> (additional Smart Reset<sup>™</sup> delay time can be adjusted by the external capacitor C<sub>SRD</sub>) see *Figure 18*.

Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k $\Omega$  is sufficient in most applications.

INT - interrupt output

While the system is under normal operation ( $PS_{HOLD}$  is driven high, power for application is asserted), the  $\overline{INT}$  is driven **low** if:

- a)  $V_{CC}$  falls below  $V_{TH-}$  threshold (i.e. undervoltage is detected see *Figure 20* and 21).
- b) the falling edge on the PB is detected and the push-button is held for t<sub>DEBOUNCE</sub> or more. INT is driven low after t<sub>DEBOUNCE</sub> and stays low as long as PB is held. The INT signal is held high during power-up.

The state of the  $\overline{\text{PB}}_{\text{OUT}}$  output can be used to determine if the interrupt was caused by either the assertion of the  $\overline{\text{PB}}$  input, or was due to the detection of an undervoltage condition on  $V_{CC}.$ 

INT output is asserted low for at least t<sub>INT Min</sub>.

Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k $\Omega$  is sufficient in most applications.

GND - ground



## 3 Operation

The SRC0 simplified smart push-button on/off controller with Smart Reset<sup>™</sup> and power-on lockout enables and disables power for the application depending on push-button states, signals from the processor, and battery voltage.

#### Power-on

Because most of the processors have outputs in high-Z state before initialization, an internal pull-down resistor is connected to PS<sub>HOLD</sub> input during startup (see *Figure 7, 8, 9, 10, 11, 12, 13*, and *18*).

To power up the device the push-button  $\overrightarrow{PB}$  has to be pressed for at least  $t_{DEBOUNCE}$  and  $V_{CC}$  has to be above  $V_{TH_+}$  for the whole  $t_{DEBOUNCE}$  period. If the battery voltage drops below  $V_{TH_+}$  during the  $t_{DEBOUNCE}$ , the counter is reset and starts to count again when  $V_{CC} > V_{TH_+}$  (see *Figure 13*). After  $t_{DEBOUNCE}$  the enable signal is asserted (EN goes high, EN goes low), reset output RST is asserted for  $t_{REC}$  and then the startup routine is performed by the processor. During initialization, the processor sets the PS<sub>HOLD</sub> signal high.

On the SRC0 the PS<sub>HOLD</sub> signal has to be set high prior to push-button release and  $t_{ON\_BLANK}$  expiration, otherwise the enable signal is deasserted (EN goes low, EN goes high) - see *Figure 7, 8, 9*, and *10*. The time up to push-button release represents the maximum time allowed for the system to power up and initialize the circuits driving the PS<sub>HOLD</sub> input. If the PS<sub>HOLD</sub> signal is low at push-button release, the enable output is deasserted immediately, thus turning off the system power. If  $t_{ON\_BLANK}$  expires prior to push-button release, the PS<sub>HOLD</sub> state is checked at its expiration. This safety feature disables the power and prevents discharging the battery if the push-button is stuck or it is held for an unreasonable period of time and the application is not responding (see *Figure 8* and *10*). PB status, INT status and V<sub>CC</sub> undervoltage detection are not monitored until power-up is completed.

## **Push-button interrupt**

If the device works under normal operation (i.e.  $PS_{HOLD}$  is high) and the push-button PB is pressed for more than  $t_{DEBOUNCE}$ , a negative pulse with minimum  $t_{\overline{INT}}$  width is generated on the INT output. By connecting INT to the processor interrupt input (INT or NMI) a safeguard routine can be performed and the power can be shut down by setting  $PS_{HOLD}$  low - see *Figure 14*.

Forced power-down mode

The PS<sub>HOLD</sub> output can be forced low anytime during normal operation by the processor and can deassert the enable signal - see *Figure 14*.

#### Undervoltage detection

If  $V_{CC}$  voltage drops below  $V_{TH}$  voltage threshold during normal operation, the  $\overline{INT}$  output is driven low (see *Figure 20* and *Figure 21*).

If an undervoltage condition is detected for  $t_{\text{DEBOUNCE}} + t_{\text{INT}\_Min} + t_{\text{SRD}}$ , the enable output is deasserted (see *Figure 21*).

Hardware reset or power-down while system not responding



If the system is not responding and the system hangs, the  $\overline{\text{PB}}$  and  $\overline{\text{SR}}$  push-button can be pressed simultaneously longer than  $t_{\text{DEBOUNCE}}$  +  $t_{\overline{\text{INT}}}$ \_Min +  $t_{\text{SRD}}$ , and then

- a) either the reset output <del>RST</del> is asserted for t<sub>REC</sub> and the processor is reset (valid only for the device with option "<del>RST</del> asserted by long push") see *Figure 18*
- b) or the power is disabled by EN or EN signal (valid only for the device with option "EN deasserted by long push") – see *Figure 19*

The  $t_{SRD}$  is set by the external capacitor connected to the  $C_{SRD}$  pin.  $\overline{SR}$  input is monitored for falling edge after power-up and must not be grounded permanently.

#### Standby

If the enable output is deasserted (i.e. EN is low or  $\overline{EN}$  is high), the STM660x device enters standby mode with low current consumption (see *Table 5*). In standby mode  $\overline{PB}$  input is only monitored for the falling edge. The external 1.5 V voltage reference is also disabled in standby mode.



## 4 Waveforms




Figure 7. Successful power-up on SRC0 (PB released prior to t<sub>ON BLANK</sub> expiration)

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

EN signal is high even after PB release, because processor sets PS<sub>HOLD</sub> signal high before PB is released.





Figure 8. Successful power-up on SRC0 (t<sub>ON BLANK</sub> expires prior to PB release)

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

3.  $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release so  $PS_{HOLD}$  is checked at its expiration.





Note: INT signal is held high during power-up (i.e. until  $\overline{PB}$  release in this case).

 $\rm V_{CC}$  is considered  $\rm V_{CC}$  >  $\rm V_{TH+}.$ 

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\mathsf{PS}_{\mathsf{HOLD}}$  input during power-up.


3. EN signal goes low with  $\overline{\text{PB}}$  release, because processor did not force  $\text{PS}_{\text{HOLD}}$  signal high.



SRC0



AM00248v3




## Figure 10. Unsuccessful power-up on SRC0 (t<sub>ON BLANK</sub> expires prior to PB release)

1.  $\overline{PB}$  detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\mathsf{PS}_{\mathsf{HOLD}}$  input during power-up.

3.  $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release so  $PS_{HOLD}$  is checked at its expiration.





#### Figure 11. Successful power-up on SRC0

1. PB detection on falling edge.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

 $PS_{HOLD}$  signal is ignored during  $t_{ON\_BLANK}$ . When  $t_{ON\_BLANK}$  expires, the level of the  $PS_{HOLD}$  signal is high therefore the EN signal remains asserted. 3.







Figure 12. Unsuccessful power-up on SRC0

1. PB detection on falling edge.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\mathsf{PS}_{\mathsf{HOLD}}$  input during power-up.

 PS<sub>HOLD</sub> signal is ignored during t<sub>ON\_BLANK</sub>. When t<sub>ON\_BLANK</sub> expires, the level of the PS<sub>HOLD</sub> signal is not high therefore the EN signal goes low. Even releasing the PB button after the t<sub>ON\_BLANK</sub> will not prevent this.








1.  $\overline{\text{PB}}$  detection on falling and rising edges.


2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

3. INT signal is held high during power-up.












## Figure 16. Long push, SR pressed first













2.  $\overline{\text{PB}}$  ignored during  $t_{\overline{\text{INT}}_{-}\text{Min}}$ .

PS<sub>HOLD</sub> signal is ignored during t<sub>ON\_BLANK</sub>. Its level is checked after t<sub>ON\_BLANK</sub> expires and if it is high the EN signal remains asserted, otherwise EN goes low. 3.

4. Internal pull-down resistor 300 k $\Omega$  is connected to PS<sub>HOLD</sub> input during startup when device is reset.






Figure 19. Long push (option with enable deassertion)

1.  $t_{SRD}$  period is set by external capacitor  $C_{SRD}$ .

- 2.  $\overline{PB}$  ignored during  $t_{\overline{INT}}$ \_Min.
- 3. After  $t_{SRD}$  expires EN is forced low.







Figure 20. Undervoltage detected for <t SRD

1.  $V_{CC}$  goes above  $V_{TH+}$  within  $t_{SRD}$  thus power is not disabled after  $t_{SRD}$  expires.

2. t<sub>SRD</sub> period is set by external capacitor C<sub>SRD</sub>.



#### Figure 21. Undervoltage detected for >t<sub>SRD</sub>

1. After  $t_{SRD}$  expires  $V_{CC}$  is still insufficient (below  $V_{TH+}$ ) thus power is disabled (EN goes low or  $\overline{EN}$  goes high).

2.  $t_{SRD}$  period is set by external capacitor  $C_{SRD}$ .




Figure 22.  $\overline{PB}_{OUT}$  output waveform

1. Pulses on  $\overline{PB}$  shorter than glitch immunity are ignored.

2. Pulses on  $\overline{PB}$  shorter than t<sub>DEBOUNCE</sub> are not recognized by  $\overline{PB}_{OUT}$ .

- 3. Minimum pulse width on  $\overline{PB}_{OUT}$  is  $t_{\overline{INT}_{-}Min}$ .
- 4. If push-button is held longer than t<sub>DEBOUNCE</sub> + t<sub>INT\_Min</sub>, PB<sub>OUT</sub> goes high when the push-button is released.







Figure 23. Supply current vs. temperature, normal state










Figure 25. Supply current vs. supply voltage, normal state











Figure 27. Threshold vs. temperature, V<sub>TH+</sub> = 3.4 V (typ.)











Figure 29. Debounce period vs. supply voltage











Figure 31. Output low voltage vs. output low current,  $T_A$  = 25 °C






Figure 32. Output high voltage vs. output high current,  $T_A$  = 25 °C

Note: Characteristics valid for EN and EN outputs.







Figure 33. Output voltage vs. supply voltage,  $I_{OUT}$  = 1 mA,  $T_A$  = 25 °C

Characteristics valid for all the outputs (EN,  $\overline{EN}$ ,  $\overline{RST}$ ,  $\overline{INT}$ ,  $\overline{PB}_{OUT}$  and  $\overline{VCC}_{LO}$ ). Note:







Characteristics valid for  $\overline{PB}$ ,  $\overline{SR}$  and  $PS_{HOLD}$  inputs.







Figure 35. Reference output voltage vs. temperature,  $V_{CC}$  = 2.0 V

Note:

1  $\mu$ F capacitor is connected to the V<sub>REF</sub> pin.





Note:

1  $\mu F$  capacitor is connected to the  $V_{REF}$  pin.







Figure 37. Reference output voltage vs. supply voltage, T<sub>A</sub> = 25 °C



1  $\mu$ F capacitor is connected to the V<sub>REF</sub> pin.





1  $\mu$ F capacitor is connected to the V<sub>REF</sub> pin.






Figure 39. Reference response to steps on supply voltage,  $I_{REF}$  = 15  $\mu$ A,  $T_A$  = 25 °C

Note: 1 Supply voltage goes from 3.6 V to 5.5 V and back to 3.6 V, ramp 1 V / 100 ns. 2  $1 \mu$ F capacitor is connected to the V<sub>REF</sub> pin.






Figure 40. Reference response to steps in load current,  $V_{CC}$  = 3.6 V,  $T_A$  = 25 °C

Note: 1 Supply voltage goes from 0  $\mu$ A to 15  $\mu$ A and back to 0  $\mu$ A, ramp 1  $\mu$ A / 100 ns. 2 1  $\mu$ F capacitor is connected to the V<sub>REF</sub> pin.

## 6 Maximum ratings

Stressing the device above the rating listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Table 4* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Max.	Unit	Remarks
V <sub>CC</sub>	Input supply voltage	-0.3	+7.0	V	
	Input voltages on $\overline{\text{PB}}, \overline{\text{SR}}, \text{PS}_{\text{HOLD}}$ and $\text{C}_{\text{SRD}}$	-0.3	V <sub>CC</sub> + 0.3	V	
	Output voltages on EN ( $\overline{EN}$ ), $\overline{RST}$ and $\overline{INT}$	-0.3	V <sub>CC</sub> + 0.3	v	
M			+2	kV	Human body model (all pins)
V <sub>ESD</sub>	Electrostatic protection	-8	+8	kV	Human body model ( $\overline{PB}$ and $\overline{SR}$ )
V <sub>ESD</sub>	Electrostatic protection	-1000	+1000	V	Charged device model
V <sub>ESD</sub>	Electrostatic protection	-200	+200	V	Machine model
V <sub>ESD</sub>	Point discharge on $\overline{PB}$ and $\overline{SR}$ inputs	-8	+8	kV	IEC61000-4-2
V <sub>ESD</sub>	Air discharge on $\overline{PB}$ and $\overline{SR}$ inputs	-15	+15	kV	IEC61000-4-2
T <sub>A</sub>	Operating ambient temperature	-40	+85	°C	
T <sub>STG</sub>	Storage temperature	-45	+150	°C	
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds		+260	°C	
$\theta_{JA}$	Thermal resistance (junction to ambient)		+132.4	°C/W	

Table 3. Absolute maximum ratings	s
-----------------------------------	---

1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.



## 7 DC and AC characteristics

This section summarizes the operating measurement conditions and the DC and AC characteristics of the device. The parameters in *Table 5* that follow are derived from tests performed under the measurement conditions summarized in *Table 4*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Parameter	Condition	Unit
V <sub>CC</sub> supply voltage	1.6 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	-40 to 85	°C
Input rise and fall times	≤ 5	ns

### Table 4. Operating and AC measurement conditions

Symbol	Parameter	Test condition <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
V <sub>CC</sub>	Supply voltage		1.6		5.5	V	
		V <sub>CC</sub> = 3.6 V, no load		6.0	8.0	μA	
I <sub>CC</sub>	Supply current	Standby mode, enable deasserted, $V_{CC} = 3.6 V$		0.6	1.0	μA	
$V_{TH+}$	Power-on lockout voltage		3.29	3.40	3.51	V	
M.	Threshold hysteresis			200		mV	
V <sub>HYST</sub>				500		mv	
$V_{TH-}$	Forced power-off voltage			$V_{TH+} - V_{HYST}$		V	
t <sub>TH-</sub>	Undervoltage detection to INT delay	$V_{CC} \ge 2.0 V$	20	32	44	ms	
			1.4	2.2	3.0		
t <sub>ON_BLANK</sub>	Blanking period <sup>(3)</sup>		5.6	8.8	12.0	s	
			11.2	17.6	24.0		
	RST assertion to EN (EN) assertion delay during power-up	V <sub>CC</sub> = 3.6 V		100		ns	
PB				· · · · · ·			
V <sub>IL</sub>	Input low voltage	$V_{CC} \ge 2.0$ V, enable asserted			0.99	V	
V <sub>IH</sub>	Input high voltage	$V_{CC} \ge 2.0$ V, enable asserted	1.05			V	
t <sub>DEBOUNC</sub> E	Debounce period	$V_{CC} \ge 2.0 \text{ V}$	20	32	44	ms	
R <sub>PB</sub>	Internal pull-up resistor	V <sub>CC</sub> = 5.5 V, input asserted	65	100	135	kΩ	

### Table 5. DC and AC characteristics



Symbol	Parameter	Test condition <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
SR			L.		4	
V <sub>IL</sub>	Input low voltage				0.99	V
V <sub>IH</sub>	Input high voltage		1.05			V
t <sub>DEBOUNC</sub> E	Debounce period		20	32	44	ms
$R_{\overline{SR}}^{(4)}$	Internal pull-up resistor	V <sub>CC</sub> = 5.5 V, input asserted	65	100	135	kΩ
PB <sub>OUT</sub>						
V <sub>OL</sub>	Output low voltage	$\frac{V_{CC}}{PB_{OUT}} = 2 \text{ V}, \text{ I}_{SINK} = 1 \text{ mA},$			0.3	v
	PB <sub>OUT</sub> leakage current	$V_{\overline{PBOUT}} = 3 V, \overline{PB}_{OUT} \text{ open}$ drain	-0.1		+0.1	μA
VCCLO						
V <sub>OL</sub>	Output low voltage	$\frac{V_{CC}}{VCC_{LO}} = 2 \text{ V, } I_{SINK} = 1 \text{ mA},$			0.3	V
	VCC <sub>LO</sub> leakage current	$V_{\overline{VCCLO}} = 3 V, \overline{VCC}_{LO} open drain$	-0.1		+0.1	μA
PS <sub>HOLD</sub>						
V <sub>IL</sub>	Input low voltage	$V_{CC} \ge 2.0 V$			0.99	V
V <sub>IH</sub>	Input high voltage	$V_{CC} \ge 2.0 V$	1.05			V
	Glitch immunity		1	80		μs
	PS <sub>HOLD</sub> leakage current	V <sub>PSHOLD</sub> = 0.6 V	-0.1		0.1	μA
	PS <sub>HOLD</sub> to enable propagation delay				30	μs
R <sub>PSHOLD</sub>	Pull-down resistor connected internally during power-up	V <sub>PSHOLD</sub> = 5.5 V	195	300	405	kΩ
C <sub>SRD</sub>						
I <sub>SRD</sub>	C <sub>SRD</sub> charging current		100	150	200	nA
V <sub>SRD</sub>	C <sub>SRD</sub> voltage threshold	$V_{CC}$ = 3.6 V, load on $V_{REF}$ pin 100 k $\Omega$ and mandatory 1 $\mu$ F capacitor, T <sub>A</sub> = 25 °C		1.5		v
t <sub>SRD</sub>	Additional Smart Reset <sup>™</sup> delay time	External C <sub>SRD</sub> connected		10		s/μF
EN, EN					1	
V <sub>OL</sub>	Output low voltage	V <sub>CC</sub> = 2 V, I <sub>SINK</sub> = 1 mA, enable asserted			0.3	v

Table 5. DC and AC characteristics	(continued)	
Tuble 0. Do and Ao onaluoteristics	(continueu)	1



Symbol	Parameter	Test condition <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit				
V <sub>OH</sub> <sup>(5)</sup>	Output high voltage	$V_{CC} = 2 V$ , $I_{SOURCE} = 1 mA$ , enable asserted	V <sub>CC</sub> – 0.3			V				
t <sub>EN_OFF</sub> <sup>(6)</sup>	enable off to enable on	$V_{CC} \ge 2.0 V$	40	64	88	ms				
	EN, EN leakage current	V <sub>EN</sub> = 2 V, enable open drain	-0.1		+0.1	μΑ				
RST										
V <sub>OL</sub>	Output low voltage	$V_{CC} = 2 \text{ V}, \text{ I}_{\text{SINK}} = 1 \text{ mA}, \\ \overline{\text{RST}} \text{ asserted}$			0.3	V				
t <sub>REC</sub>	RST pulse width	$V_{CC} \ge 2.0 V$	240	360	480	ms				
	RST leakage current	$V_{\overline{RST}} = 3V$	-0.1		+0.1	μΑ				
INT										
V <sub>OL</sub>	Output low voltage	$\frac{V_{CC}}{INT} = 2 \text{ V}, \text{ I}_{SINK} = 1 \text{ mA},$			0.3	V				
t <sub>INT_Min</sub>	Minimum INT pulse width	$V_{CC} \ge 2.0 V$	20	32	44	ms				
	INT leakage current	V <sub>INT</sub> = 3 V	-0.1		+0.1	μA				
V <sub>REF</sub>			. I		•					
V <sub>REF</sub>	1.5 V voltage reference	$V_{CC}$ = 3.6 V, load on $V_{REF}$ pin 100 k $\Omega$ and mandatory 1 $\mu F$ capacitor, $T_A$ = 25 °C	1.485 –1%	1.5	1.515 +1%	V				

Table 5. DC and	AC characteristics	(continued)
		(

1. Valid for ambient operating temperature:  $T_A = -40$  to 85 °C;  $V_{CC} = 1.6$  V to 5.5 V (except where noted).

2. Typical values are at  $T_A = +25$  °C.

3. This blanking time allows the processor to start up correctly (see *Figure 7, 8, 9, 10, 11, 12*).

4. The internal pull-up resistor connected to the  $\overline{SR}$  input is optional.

5. Valid for push-pull only.

6. Minimum delay time between enable deassertion and enable reassertion, allowing the application to complete the powerdown properly. PB is ignored during this period.



## 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

42/48






Figure 41. TDFN12 (2 x 3 mm) package outline

Table 6. TDFN12 (2 x 3 mm) package mechanical data

Symbol		mm		inches				
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00	0.02	0.05	0.000	0.001	0.002		
b	0.15	0.20	0.25	0.006	0.008	0.010		
D		3.00 BSC			0.118			
E		2.00 BSC			0.079			
е		0.50			0.020			
L	0.45	0.55	0.65	0.018	0.022	0.026		



DocID026008 Rev 3





Figure 42. TDFN12 (2 x 3 mm) recommended footprint

Note: Drawing not to scale.





Package	W	D	E	P <sub>0</sub>	P <sub>2</sub>	F	A <sub>0</sub>	B <sub>0</sub>	κ <sub>0</sub>	P <sub>1</sub>	т	Unit	Bulk qty.
TDFN12	12.00 ±0.30	1.50 +0.10/ -0.00	1.75 ±0.10	4.00 ±0.10	2.00 ±0.10	5.50 ±0.05	2.30 ±0.10	3.20 ±0.10	1.10 ±0.01	4.00 ±0.10	0.30 ±0.05	mm	3000



# 9 Product selector

Full part number	EN or EN <sup>(1)</sup>	After long push <sup>(2)</sup>	Internal resi <u>sto</u> r on SR input	Power-on lockout voltage V <sub>TH+</sub> (V)	Forced power-off voltage V <sub>TH-</sub> (V)	t <sub>ON_BLANK</sub> (s) at startup (min.)	Ft <sub>ON_BLANK</sub> (s) at reset (min.)	Top marking <sup>(3)</sup>
SRC0CS25D	EN	RST	pull-up	3.40	3.20	11.2	—	CS25
SRC0GS22D <sup>(4)</sup>	EN	EN	_	3.40	3.20	1.4	_	GS22

#### Table 8. SRC0 product selector

1. EN (or  $\overline{EN}$ ) output is push-pull.  $\overline{RST}$ ,  $\overline{INT}$ ,  $\overline{PB}_{OUT}$  and  $\overline{VCC}_{LO}$  outputs are open drain.

After t<sub>SRD</sub> expires through long push, either device reset (RST) will be activated for t<sub>REC</sub> (240 ms min.) or the EN (or EN) pin will be deasserted. The additional Smart Reset<sup>™</sup> delay time, t<sub>SRD</sub>, can be adjusted by the user at 10 s/μF (typ.) by connecting the external capacitor to the C<sub>SRD</sub> pin.

3. Where "p" = assembly plant, "y" = assembly year (0 to 9) and "ww" = assembly work week (01 to 52).

4. Please contact local ST sales office for availability.



# 10 Revision history

Date	Revision	Changes
04-Mar-2014	1	Initial release.
13-May-2014	2	Modified: V <sub>TH+</sub> values Table 5 on page 39.
16-May-2023	3	Updated <i>Figure 5</i> .

### Table 9. Document revision history



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DocID026008 Rev 3

