



LC87F2416A

CMOS LSI

8-bit Microcontroller

16K-byte Flash ROM / 512-byte RAM / 36-pin

ON Semiconductor®

http://onsemi.com

Overview

The LC87F2416A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 16K-byte Flash ROM (On-board-programmable), 512-byte RAM, an On-chip-debugger, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), two 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), two 12-bit PWM channels, a 12-bit/8-bit 10-channel AD converter, a system clock frequency divider, an internal reset and a 20-source 10-vector interrupt feature.

Features

■ Flash ROM

- Capable of On-board-programming with wide range (2.2 to 5.5V) of voltage source.
- Block-erasable in 128 byte units
- 16384×8 bits (LC87F2416A)


■ RAM

- 512×9 bits (LC87F2416A)

■ Minimum bus cycle time

- 83.3ns (12MHz at $V_{DD} = 2.7V$ to 5.5V)
- 100ns (10MHz at $V_{DD} = 2.2V$ to 5.5V)
- 250ns (4MHz at $V_{DD} = 1.8V$ to 5.5V)

Note: The bus cycle time here refers to the ROM read speed.



QFP36

■ Minimum instruction cycle time

- 250ns (12MHz at $V_{DD} = 2.7V$ to 5.5V)
- 300ns (10MHz at $V_{DD} = 2.2V$ to 5.5V)
- 750ns (4MHz at $V_{DD} = 1.8V$ to 5.5V)

* This product is licensed from Silicon Storage Technology, Inc. (USA).

ORDERING INFORMATION

See detailed ordering and shipping information on page 28 of this data sheet.

■ Ports

- Normal withstand voltage I/O ports
 - Ports I/O direction can be designated in 1 bit units 16 (P1n, P20, P21, P30, P31, P70 to P73)
 - Ports I/O direction can be designated in 4 bit units 8 (P0n)
- Dedicated oscillator ports/input ports 2 (CF1/XT1, CF2/XT2)
- Reset pin 1 ($\overline{\text{RES}}$)
- Power pins 3 (VSS1, VSS2, VDD1)

■ Timers

- Timer 0: 16-bit timer/counter with a capture register.
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) \times 2 channels
 - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with an 8-bit capture register)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
 - Mode 3: 16-bit counter (with a 16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + with an 8-bit prescaler 8-bit timer/counter (with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8 bits)
 - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts are programmable in 5 different time schemes
 - 3) Base timer does not operate when selecting CF Oscillation circuit.

■ High-speed clock counter

- 1) Capable of counting clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Capable of generating real-time output.

■ SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator

■AD converter: 12 bits/8 bits × 10 channels

- 12 bits/8 bits AD converter resolution selectable

■PWM: Multifrequency 12-bit PWM × 2 channels

■Remote control receiver circuit (sharing pins with P73, INT3, and T0IN)

- Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

■Clock output function

- Capable of outputting selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 as system clock.
- Capable of outputting oscillation clock of sub clock.

■Watchdog timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Interrupts

- 20 sources, 10 vector addresses

- 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
- 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	T0H
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.

■Subroutine stack levels: 256levels (the stack is allocated in RAM.)

■High-speed multiplication/division instructions

- 16 bits × 8 bits (5 tCYC execution time)
- 24 bits × 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

■Oscillation circuits

- RC oscillation circuit (internal) : For system clock
- Frequency variable RC oscillation circuit (internal) : For system clock
- CF oscillation circuit : For system clock, with internal Rf
- Crystal oscillation circuit : For low-speed system clock, with internal Rf

- 1) CF and crystal oscillation circuit have a shared terminal, and it is software selectable.
- 2) When reset, CF and Crystal oscillators stop operation. After reset is released, CF oscillator starts operation.

■System clock divider function

- Capable of running with low current consumption.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

■Internal reset function

- Power-On-Reset (POR) function
 - 1) POR resets the system when the power supply voltage is applied.
 - 2) POR release level is selectable from 5 levels (1.55V, 1.72V, 2.00V, 2.37V, 2.65V) by option.
- Low Voltage Detection reset (LVD) function
 - 1) LVD used with POR resets the system when the supply voltage is applied and when it is lowered.
 - 2) LVD function is selectable from enable/disable and the reset level is selectable from 3 levels (1.90V, 2.25V, 2.50V) by option.

■Standby function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the lower level.
 - (2) Setting at least one of the INT0, INT1, INT2, and INT4 pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are four ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, and INT4 pins to the specified level
 - (3) Having an interrupt source established at port
 - (4) Having an interrupt source established in the base timer circuit

Note: X'tal HOLD mode can be used only when crystal oscillation is selected.

■Onchip-Debugger

- Supports software debugging with the IC mounted on the target board.
- For a small pin package, two-channel Onchip-Debugger port ((DBG0(P0), DBGP1(P1)) are equipped.

■Flash data security

- Protects from illegal access to data in flash memory.

Note: Flash data security cannot guarantee perfect security.

■Package form

- QFP36 (7×7): Lead-free type

■Development tools

- Onchip Debugger : TCB87 TypeB + LC87F2416A

■Flash ROM programming boards

Package	Programming boards
QFP36 (7×7)	W87F24Q

■Flash ROM programmer

Maker	Model		Supported version (Note)	Device
Flash Support Group, Inc.	Single	AF9708/AF9709/AF9709B (including product of Ando Electric Co.,Ltd)	Revision : After 02.60	LC87F2416A
	Gang	AF9723 (Main body) (including product of Ando Electric Co.,Ltd) AF9833 (Unit) (including product of Ando Electric Co.,Ltd)		
Our Company	SKK Type-B (SANYO FWS)		Application Version : 1.03 or later Chip Data Version : 2.03 or later	LC87F2416A

For information about AF series, please contact the following:

Flash Support Group, Inc.

TEL: 053-459-1030

E-mail: sales@j-fsg.co.jp



■Same package and pin assignment as mask ROM version.

- 1) LC872400 series options can be set by using flash ROM data. Thus the board used for mass production can be used for debugging and evaluation without modifications.
- 2) If the program for the mask ROM version is used, the usable ROM/RAM capacity is the same as the mask ROM version.




Package Dimensions

unit : mm

LQFP36 7x7 / QFP36

CASE 561AV
ISSUE A

SOLDERING FOOTPRINT*

GENERIC
MARKING DIAGRAM*

XXXXX = Specific Device Code
Y = Year
DD = Additional Traceability Data


XXXXX = Specific Device Code
Y = Year
M = Month
DDD = Additional Traceability Data

*This information is generic. Please refer to device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "■", may or may not be present.

NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERMM/D.

Pin Assignment




QFP36(7 × 7) "Lead-free Type"

QFP36	NAME
1	P73/INT3/T0IN
2	<u>RES</u>
3	I.C.
4	V _{SS1}
5	CF1/XT1
6	CF2/XT2
7	V _{DD1}
8	P10/SO0
9	P11/SI0/SB0
10	P12/SCK0
11	P13/SO1/DBGP12
12	P14/SI1/SB1/DBGP11
13	P15/SCK1/DBGP10
14	N.C.
15	N.C.
16	P16/T1PWML
17	P17/T1PWMH/BUZ
18	P20/UTX/INT4/T1IN

QFP36	NAME
19	P21/URX/INT4/T1IN
20	P30/PWM4/INT5/T1IN
21	P31/PWM5/INT5/T1IN
22	N.C.
23	V _{SS2}
24	P00/AN0
25	P01/AN1
26	P02/AN2
27	P03/AN3
28	P04/AN4
29	P05/AN5/CKO/DBGP00
30	P06/AN6/T6O/DBGP01
31	P07/AN7/T7O/DBGP02
32	N.C.
33	N.C.
34	P70/INT0/T0LCP/AN8
35	P71/INT1/T0HCP/AN9
36	P72/INT2/T0IN

Note: The I.C. (Internally-Connected) and N.C. (Non-Connection) terminal must be kept open.

System Block Diagram



Pin Function Chart

Pin Name	I/O	Description	Option												
V _{SS1} , V _{SS2}	-	-power supply pins	No												
V _{DD1}	-	+power supply pin	No												
Port 0	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 4 bit units • Pull-up resistors can be turned on and off in 4 bit units. • HOLD reset input • Port 0 interrupt input • Pin functions <p>P05: System clock output P06: Timer 6 toggle output P07: Timer 7 toggle output P00 (AN0) to P07 (AN7): AD converter input P05 (DBGPO0) to P07 (DBGPO2): On-chip-debugger 0 port</p>	Yes												
P00 to P07															
Port 1	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 1 bit units • Pull-up resistors can be turned on and off in 1 bit units. • Pin functions <p>P10: SIO0 data output P11: SIO0 data input/bus I/O P12: SIO0 clock I/O P13: SIO1 data output P14: SIO1 data input/bus I/O P15: SIO1 clock I/O P16: Timer 1PWM output P17: Timer 1PWMMH output/beeper output P15 (DBGPO10) to P13 (DBGPO12): On-chip-debugger 1 port</p>	Yes												
P10 to P17															
Port 2	I/O	<ul style="list-style-type: none"> • 2-bit I/O port • I/O specifiable in 1 bit units • Pull-up resistors can be turned on and off in 1 bit units. • Pin functions <p>P20: UART transmit P21: UART receive P20 to P21: INT4 input/HOLD reset input/timer 1 event input /timer 0L capture input/timer 0H capture input</p> <p>Interrupt acknowledge type</p> <table border="1"> <tr> <td></td><td>Rising</td><td>Falling</td><td>Rising & Falling</td><td>H level</td><td>L level</td></tr> <tr> <td>INT4</td><td>○</td><td>○</td><td>○</td><td>×</td><td>×</td></tr> </table>		Rising	Falling	Rising & Falling	H level	L level	INT4	○	○	○	×	×	Yes
	Rising	Falling	Rising & Falling	H level	L level										
INT4	○	○	○	×	×										
P20 to P21															
Port 3	I/O	<ul style="list-style-type: none"> • 2-bit I/O port • I/O specifiable in 1 bit units • Pull-up resistors can be turned on and off in 1 bit units. • Pin functions <p>P30:PWM4 output P31:PWM5 output P30 to P31: INT5 input/HOLD reset input/timer 1 event input /timer 0L capture input/timer 0H capture input</p> <p>Interrupt acknowledge type</p> <table border="1"> <tr> <td></td><td>Rising</td><td>Falling</td><td>Rising & Falling</td><td>H level</td><td>L level</td></tr> <tr> <td>INT5</td><td>○</td><td>○</td><td>○</td><td>×</td><td>×</td></tr> </table>		Rising	Falling	Rising & Falling	H level	L level	INT5	○	○	○	×	×	Yes
	Rising	Falling	Rising & Falling	H level	L level										
INT5	○	○	○	×	×										
P30 to P31															

Continued on next page.

LC87F2416A

Continued from preceding page.

Pin Name	I/O	Description						Option																													
Port 7	I/O	<ul style="list-style-type: none"> • 4-bit I/O port • I/O specifiable in 1 bit units • Pull-up resistors can be turned on and off in 1 bit units. • Pin functions P70: INT0 input/HOLD reset input/timer 0L capture input /watchdog timer output P71: INT1 input/HOLD reset input/timer 0H capture input P72: INT2 input/HOLD reset input/timer 0 event input /timer 0L capture input P73: INT3 input (with noise filter)/timer 0 event input /timer 0H capture input P70 (AN8), P71 (AN9): AD converter input						No																													
P70 to P73		Interrupt acknowledge type <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Rising</th> <th>Falling</th> <th>Rising & Falling</th> <th>H level</th> <th>L level</th> </tr> <tr> <td>INT0</td> <td>○</td> <td>○</td> <td>×</td> <td>○</td> <td>○</td> </tr> <tr> <td>INT1</td> <td>○</td> <td>○</td> <td>×</td> <td>○</td> <td>○</td> </tr> <tr> <td>INT2</td> <td>○</td> <td>○</td> <td>○</td> <td>×</td> <td>×</td> </tr> <tr> <td>INT3</td> <td>○</td> <td>○</td> <td>○</td> <td>×</td> <td>×</td> </tr> </table>							Rising	Falling	Rising & Falling	H level	L level	INT0	○	○	×	○	○	INT1	○	○	×	○	○	INT2	○	○	○	×	×	INT3	○	○	○	×	×
	Rising	Falling	Rising & Falling	H level	L level																																
INT0	○	○	×	○	○																																
INT1	○	○	×	○	○																																
INT2	○	○	○	×	×																																
INT3	○	○	○	×	×																																
RES	I/O	Reset Input pin and Internal reset output pin						No																													
CF1/XT1	Input	<ul style="list-style-type: none"> • Ceramic resonator or 32.768kHz crystal oscillator input pin • Pin function General-purpose input port Must be set for General-purpose input port and connected to V _{SS} 1 if not to be used.						No																													
CF2/XT2	I/O	<ul style="list-style-type: none"> • Ceramic resonator or 32.768kHz crystal oscillator output pin • Pin function General-purpose input port Must be set for General-purpose input port and connected to V _{SS} 1 if not to be used.						No																													

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P21	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P31	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable

Note1: Programmable pull-up resistors and selection of low-impedance-pull-up/high-impedance-pull-up for port 0 are controlled on lower four bits and upper four bits (P00 to P03, P04 to P07).

Note: VSS1 and VSS2 should connect to each other and they should also be grounded.

Onchip Debugger pin connection requirements

Refer to the separate documents, "RD87 Onchip Debugger Installation Manual" and "LC87200series pin connection requirements Manual", for the requirements on Onchip Debugger pin connections.

LC87F2416A

1. Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	$V_{DD}[\text{V}]$	min.	typ.	max.	unit
Maximum supply voltage	V_{DD} MAX	V_{DD1}			-0.3	-	+6.5	V
Input voltage	V_I	CF1			-0.3	-	$V_{DD} + 0.3$	
Input/output voltage	V_{IO}	Ports 0, 1, 2, 3 Port 7			-0.3	-	$V_{DD} + 0.3$	
High level output current	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10		
		IOPH(2)	Ports P71 to P73	Per 1 applicable pin		-5		
	Mean output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-7.5		
		IOMH(2)	Ports P71 to P73	Per 1 applicable pin		-3		
	Total output current	$\Sigma I_{OAH}(1)$	Ports P71 to P73	Total of all applicable pins		-10		
		$\Sigma I_{OAH}(2)$	Ports P10 to P14	Total of all applicable pins		-20		
		$\Sigma I_{OAH}(3)$	Ports P15 to P17 Ports 0, 2, 3	Total of all applicable pins		-20		
		$\Sigma I_{OAH}(4)$	Ports 0, 1, 2, 3	Total of all applicable pins		-25		
Low level output current	Peak output current	IOPL(1)	Ports P02 to P07 Ports 1, 2, 3	Per 1 applicable pin				20
		IOPL(2)	Ports P00, P01	Per 1 applicable pin				30
		IOPL(3)	Port 7	Per 1 applicable pin				10
	Mean output current (Note 1-1)	IOML(1)	Ports P02 to P07 Ports 1, 2, 3	Per 1 applicable pin				15
		IOML(2)	Ports P00, P01	Per 1 applicable pin				20
		IOML(3)	Port 7	Per 1 applicable pin				7.5
	Total output current	$\Sigma I_{OAL}(1)$	Port 7	Total of all applicable pins				15
		$\Sigma I_{OAL}(2)$	Ports 0	Total of all applicable pins				40
		$\Sigma I_{OAL}(3)$	Ports P10 to P14	Total of all applicable pins				35
		$\Sigma I_{OAL}(4)$	Ports 1, 2, 3	Total of all applicable pins				40
		$\Sigma I_{OAL}(5)$	Ports 0, 1, 2, 3	Total of all applicable pins				70
Power dissipation	Pd max(1)	QFP36	Ta=-40 to +85°C Package only					120
	Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)					275
Operating ambient temperature	T_{opg}				-40	-	+85	$^\circ\text{C}$
Storage ambient temperature	T_{stg}				-55	-	+125	

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6mm, glass epoxy) is used.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

LC87F2416A

2. Allowable Operating Conditions at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	$V_{DD}[\text{V}]$	Specification			
					min.	typ.	max.	unit
Operating supply voltage (Note 2-1)	$V_{DD}(1)$	V_{DD1}	$0.245\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$		2.7		5.5	V
	$V_{DD}(2)$		$0.294\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$		2.2		5.5	
	$V_{DD}(3)$		$0.735\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$		1.8		5.5	
Memory sustaining supply voltage	V_{HD}	V_{DD1}	RAM and register contents sustained in HOLD mode.		1.6			
High level input voltage	$V_{IH}(1)$	Ports 1, 2, 3 P71 to P73 P70 port input /interrupt side		1.8 to 5.5	$0.3V_{DD} + 0.7$		V_{DD}	
	$V_{IH}(2)$	Ports 0		1.8 to 5.5	$0.3V_{DD} + 0.7$		V_{DD}	
	$V_{IH}(3)$	Port 70 watchdog timer side		1.8 to 5.5	$0.9V_{DD}$		V_{DD}	
	$V_{IH}(4)$	CF1, <u>RES</u>		1.8 to 5.5	$0.75V_{DD}$		V_{DD}	
Low level input voltage	$V_{IL}(1)$	Ports 1, 2, 3 P71 to P73 P70 port input /interrupt side		4.0 to 5.5	V_{SS}		$0.1V_{DD} + 0.4$	
				1.8 to 4.0	V_{SS}		$0.2V_{DD}$	
	$V_{IL}(2)$	Ports 0		4.0 to 5.5	V_{SS}		$0.15V_{DD} + 0.4$	
				1.8 to 4.0	V_{SS}		$0.2V_{DD}$	
	$V_{IL}(3)$	Port 70 watchdog timer side		1.8 to 5.5	V_{SS}		$0.8V_{DD} - 1.0$	
Instruction cycle time (Note 2-2)	t_{CYC}			1.8 to 5.5	V_{SS}		$0.25V_{DD}$	μs
				2.7 to 5.5	0.245		200	
				2.2 to 5.5	0.294		200	
External system clock frequency	FEXCF	CF1	<ul style="list-style-type: none"> CF2 pin open System clock frequency division ratio = 1/1 External system clock duty = $50\pm5\%$ 	2.7 to 5.5	0.1		12	MHz
				1.8 to 5.5	0.1		4	
			<ul style="list-style-type: none"> CF2 pin open System clock frequency division ratio = 1/2 External system clock duty = $50\pm5\%$ 	3.0 to 5.5	0.2		24.4	
				2.0 to 5.5	0.1		8	
Oscillation frequency range (Note 2-3)	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	2.7 to 5.5		12		kHz
	FmCF(2)	CF1, CF2	10MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		10		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	1.8 to 5.5		4		
	FmRC		Internal RC oscillation	1.8 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation source oscillation	2.7 to 5.5		16		
	FsX'tal(1)	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	1.8 to 5.5		32.768		

Note 2-1: V_{DD} must be held greater than or equal to 2.2V in the flash ROM onboard programming mode.

Note 2-2: Relationship between t_{CYC} and oscillation frequency is $3/F_{mCF}$ at a division ratio of 1/1 and $6/F_{mCF}$ at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

LC87F2416A

3. Electrical Characteristics at $T_a = -40$ to $+85^\circ C$, $V_{SS1} = V_{SS2} = 0V$

Parameter	Symbol	Pin/Remarks	Conditions	$V_{DD}[V]$	Specification			
					min.	typ.	max.	unit
High level input current	$I_{IH}(1)$	Ports 0, 1, 2, 3 Ports 7 \bar{RES}	Output disabled Pull-up resistor off $V_{IN}=V_{DD}$ (Including output Tr's off leakage current)	1.8 to 5.5			1	μA
	$I_{IH}(2)$	CF1	$V_{IN}=V_{DD}$	1.8 to 5.5			15	
Low level input current	$I_{IL}(1)$	Ports 0, 1, 2, 3 Ports 7 \bar{RES}	Output disabled Pull-up resistor off $V_{IN}=V_{SS}$ (Including output Tr's off leakage current)	1.8 to 5.5	-1			
	$I_{IL}(2)$	CF1	$V_{IN}=V_{SS}$	1.8 to 5.5	-15			
High level output voltage	$V_{OH}(1)$	Ports 0, 1, 2 P71 to P73	$I_{OH}=-1mA$	4.5 to 5.5	$V_{DD}-1$			
	$V_{OH}(2)$		$I_{OH}=-0.35mA$	2.7 to 5.5	$V_{DD}-0.4$			
	$V_{OH}(3)$		$I_{OH}=-0.15mA$	1.8 to 5.5	$V_{DD}-0.4$			
	$V_{OH}(4)$	Port 3 (Note 3-1)	$I_{OH}=-6mA$	4.5 to 5.5	$V_{DD}-1$			
	$V_{OH}(5)$		$I_{OH}=-1.4mA$	2.7 to 5.5	$V_{DD}-0.4$			
	$V_{OH}(6)$		$I_{OH}=-0.8mA$	1.8 to 5.5	$V_{DD}-0.4$			
Low level output voltage	$V_{OL}(1)$	Ports 0, 1, 2, 3	$I_{OL}=10mA$	4.5 to 5.5			1.5	V
	$V_{OL}(2)$		$I_{OL}=1.4mA$	2.7 to 5.5			0.4	
	$V_{OL}(3)$		$I_{OL}=0.8mA$	1.8 to 5.5			0.4	
	$V_{OL}(4)$	Port 7	$I_{OL}=1.4mA$	2.7 to 5.5			0.4	
	$V_{OL}(5)$		$I_{OL}=0.8mA$	1.8 to 5.5			0.4	
	$V_{OL}(6)$	P00, P01	$I_{OL}=25mA$	4.5 to 5.5			1.5	
	$V_{OL}(7)$		$I_{OL}=4mA$	2.7 to 5.5			0.4	
	$V_{OL}(8)$		$I_{OL}=2mA$	1.8 to 5.5			0.4	
Pull-up resistance	$R_{pu}(1)$	Ports 0, 1, 2, 3 Port 7	$V_{OH}=0.9V_{DD}$	4.5 to 5.5	15	35	80	$k\Omega$
	$R_{pu}(2)$		When Port 0 selected low-impedance pull-up.	1.8 to 4.5	18	50	230	
	$R_{pu}(3)$	Ports 0	High-impedance pull-up.	1.8 to 5.5	100	210	400	
Hysteresis voltage	$V_{HYS}(1)$	Ports 1, 2, 3, 7, \bar{RES}		2.7 to 5.5		0.1 V_{DD}		V
	$V_{HYS}(2)$			1.8 to 2.7		0.07 V_{DD}		
Pin capacitance	CP	All pins	For pins other than that under test: $V_{IN}=V_{SS}$ $f=1MHz$ $T_a=25^\circ C$	1.8 to 5.5		10		pF

Note 3-1: High level output current on port 3 flows as 4 to 6 times as that of mask ROM version (LC872416A/12A/08A).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Serial I/O Characteristics at $T_a = -40$ to $+85^\circ C$, $V_{SS1} = V_{SS2} = 0V$

4-1. SIO0 Serial I/O Characteristics (Note 4-1-1)

Parameter		Symbol	Pin/Remarks	Conditions	$V_{DD}[V]$	Specification				
Serial clock	Input clock	tSCK(1)	SCK0(P12)	• See Fig. 5.		min.	typ.	max.	unit	
		tSCKL(1)		1.8 to 5.5	2			tCYC		
		tSCKH(1)			• Continuous data transmission/reception mode • See Fig. 5. (Note 4-1-2)		1			
		tSCKHA(1)					1			
	Output clock	tSCK(2)	SCK0(P12)	• CMOS output selected • See Fig. 5.	1.8 to 5.5	4			tSCK	
		tSCKL(2)				4/3				
		tSCKH(2)		• Continuous data transmission/reception mode • CMOS output selected • See Fig. 5.		1/2				
		tSCKHA(2)				1/2				
Serial input	Data setup time	tsDI(1)	SB0(P11), SI0(P11)	• Must be specified with respect to rising edge of SIOCLK. • See Fig. 5.	1.8 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC	
	Data hold time	thDI(1)				0.05			μs	
Serial output	Input clock	tdD0(1)	SO0(P10), SB0(P11)	• Continuous data transmission/reception mode (Note 4-1-3) • Synchronous 8-bit mode (Note 4-1-3)	1.8 to 5.5	0.05				
		tdD0(2)						(1/3)tCYC +0.08		
		tdD0(3)						1tCYC +0.08		
	Output clock			(Note 4-1-3)				(1/3)tCYC +0.08		

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

4-2. SIO1 Serial I/O Characteristics (Note 4-2-1)

Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Specification				
Serial clock	Input clock	Frequency	tSCK(3)	SCK1(P15)		min.	typ.	max.	unit	
		Low level pulse width	tSCKL(3)	1.8 to 5.5	2			tCYC		
		High level pulse width	tSCKH(3)		1					
	Output clock	Frequency	tSCK(4)	SCK1(P15)	1.8 to 5.5	2			tSCK	
		Low level pulse width	tSCKL(4)			1/2				
		High level pulse width	tSCKH(4)			1/2				
Serial input	Data setup time	tsDI(2)	SB1(P14), SI1(P14)	<ul style="list-style-type: none"> Must be specified with respect to rising edge of SIOCLK. See Fig. 5. 	1.8 to 5.5	0.05			μs	
	Data hold time	thDI(2)				0.05				
Serial output	Output delay time	tdD0(4)	SO1(P13), SB1(P14)	<ul style="list-style-type: none"> Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5. 	1.8 to 5.5			(1/3)tCYC +0.08		

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

5. Pulse Input Conditions at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min.	typ.	max.	
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P21), INT5(P30 to P31)	<ul style="list-style-type: none"> • Interrupt source flag can be set. • Event inputs for timer 0 or 1 are enabled. 	1.8 to 5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	<ul style="list-style-type: none"> • Interrupt source flag can be set. • Event inputs for timer 0 are enabled. 	1.8 to 5.5	2			
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	<ul style="list-style-type: none"> • Interrupt source flag can be set. • Event inputs for timer 0 are enabled. 	1.8 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	<ul style="list-style-type: none"> • Interrupt source flag can be set. • Event inputs for timer 0 are enabled. 	1.8 to 5.5	256			
	tPIL(5)	RES	<ul style="list-style-type: none"> • External reset input mode. • Resetting is enabled. 	1.8 to 5.5	200			μs

6. AD Converter Characteristics at V_{SS1} = V_{SS2} = 0V

<12-bit AD Converter Mode / Ta = -40 to +85°C>

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min.	typ.	max.	
Resolution	N	AN0(P00) to AN7(P07) AN8(P70) AN9(P71)	2.4 to 5.5		12		bit	
Absolute accuracy	ET		(Note 6-1)	3.0 to 5.5			±16	
			(Note 6-1) • Ta=-10 to +50°C	2.4 to 3.6			±20	
Conversion time	TCAD		• See Conversion time calculation formulas. (Note 6-2)	4.0 to 5.5	32		115	
				3.0 to 5.5	64		115	
Analog input voltage range	VAIN		• See Conversion time calculation formulas. (Note 6-2) • Ta=-10 to +50°C	2.4 to 3.6	410		425	
	IAINH			2.4 to 5.5	V _{SS}		V _{DD}	
	IAINL		VAIN=V _{DD}	2.4 to 5.5			1	
			VAIN=V _{SS}	2.4 to 5.5	-1		μA	

<8-bit AD Converter Mode / Ta = -40 to +85°C>

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min.	typ.	max.	
Resolution	N	AN0(P00) to AN7(P07) AN8(P70) AN9(P71)	2.4 to 5.5		8		bit	
Absolute accuracy	ET		(Note 6-1)	2.4 to 5.5			±1.5	
Conversion time	TCAD		• See Conversion time calculation formulas. (Note 6-2)	4.0 to 5.5	20		90	
				3.0 to 5.5	40		90	
Analog input voltage range	VAIN		• See Conversion time calculation formulas. (Note 6-2) Ta=-10 to +50°C	2.4 to 3.6	250		265	
	IAINH			2.4 to 5.5	V _{SS}		V _{DD}	
	IAINL		VAIN=V _{DD}	2.4 to 5.5			1	
			VAIN=V _{SS}	2.4 to 5.5	-1		μA	

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Conversion time calculation formulas :

12-bits AD Converter Mode : TCAD (Conversion time) = ((52/(division ratio))+2) × (1/3) × tCYC

8-bits AD Converter Mode : TCAD (Conversion time) = ((32/(division ratio))+2) × (1/3) × tCYC

External oscillation (FmCF)	Operating supply voltage range (V _{DD})	System division ratio (SYSDIV)	Cycle time (tCYC)	AD division ratio (ADDIV)	AD conversion time (TCAD)	
					12bit AD	8bit AD
CF-12MHz	4.0V to 5.5V	1/1	250ns	1/8	34.8μs	21.5μs
	3.0V to 5.5V	1/1	250ns	1/16	69.5μs	42.8μs
CF-10MHz	4.0V to 5.5V	1/1	300ns	1/8	41.8μs	25.8μs
	3.0V to 5.5V	1/1	300ns	1/16	83.4μs	51.4μs
CF-4MHz	3.0V to 5.5V	1/1	750ns	1/8	104.5μs	64.5μs
	2.4V to 3.6V	1/1	750ns	1/32	416.5μs	256.5μs

7. Power-on reset (POR) Characteristics at $T_a = -40$ to $+85^\circ C$, $V_{SS1} = V_{SS2} = 0V$

Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	Specification			
					min.	typ.	max.	unit
POR release voltage	PORR		• Select from option. (Note 7-1)	1.55V	1.38	1.55	1.72	V
				1.72V	1.54	1.72	1.90	
				2.00V	1.81	2.00	2.19	
				2.37V	2.12	2.37	2.62	
				2.65V	2.39	2.65	2.91	
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 7-2)			0.7	0.95	
Power supply rise time	PORIS		• Power supply rise time from 0V to 1.4V.				100	ms

Note 7-1: The POR release level can be selected out of 5 levels only when the LVD reset function is disabled.

Note 7-2: POR is in an unknown state before transistors start operation.

8. Low voltage detection reset (LVD) Characteristics at $T_a = -40$ to $+85^\circ C$, $V_{SS1} = V_{SS2} = 0V$

Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	Specification			
					min.	typ.	max.	unit
LVD reset Voltage • See Fig. 8. (Note 8-2)	LVDET		• Select from option. (Note 8-1) (Note 8-3)	1.90V	1.72	1.90	2.08	V
				2.25V	2.03	2.25	2.47	
				2.50V	2.26	2.50	2.74	
LVD hysteresys width	LVHYS			1.90V		LVDET $\times 0.054$		V
				2.25V		LVDET $\times 0.062$		
				2.50V		LVDET $\times 0.065$		
Detection voltage unknown state	LVUKS		• See Fig. 8. (Note 8-4)			0.7	0.95	
Low voltage detection minimum Width (Reply sensitivity)	TLVDW		• See Fig. 9.		0.2			ms

Note 8-1: The LVD reset level can be selected out of 3 levels only when the LVD reset function is enabled.

Note 8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note 8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note 8-4: LVD is in an unknown state before transistors start operation.

9. Consumption Current Characteristics at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min.	typ.	Max.	
Normal mode consumption current (Note 9-1) (Note 9-2)	IDDOP(1)	V _{DD1}	<ul style="list-style-type: none"> • FmCF=12MHz ceramic oscillation mode • System clock set to 12MHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 	2.7 to 5.5		8.3	15.1	
				2.7 to 3.6		4.8	8.7	
	IDDOP(2)		<ul style="list-style-type: none"> • CF1=24MHz external clock • System clock set to CF1 side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	3.0 to 5.5		9	16.2	
				3.0 to 3.6		5.2	8.7	
	IDDOP(3)		<ul style="list-style-type: none"> • FmCF=10MHz ceramic oscillation mode • System clock set to 10MHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 	2.2 to 5.5		7.3	13.8	
				2.2 to 3.6		4.3	8.3	
	IDDOP(4)		<ul style="list-style-type: none"> • FmCF=4 MHz ceramic oscillation mode • System clock set to 4MHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 	1.8 to 5.5		3.6	7.8	
				1.8 to 3.6		2.5	4.9	
	IDDOP(5)		<ul style="list-style-type: none"> • FsX'tal=32.768kHz crystal oscillation mode • System clock set to internal RC oscillation. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	1.8 to 5.5		0.7	2.4	
				1.8 to 3.6		0.4	1.2	
	IDDOP(6)		<ul style="list-style-type: none"> • FsX'tal=32.768kHz crystal oscillation mode • Internal RC oscillation stopped. • System clock set to 1MHz with Frequency variable RC oscillation • 1/2 frequency division ratio 	1.8 to 5.5		1.3	2.8	
				1.8 to 3.6		0.8	1.6	
	IDDOP(7)		<ul style="list-style-type: none"> • FsX'tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	1.8 to 5.5		39	139	
				1.8 to 3.6		17	66	
	IDDOP(8)		<ul style="list-style-type: none"> • FsX'tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio • $T_a = -10$ to $+50^\circ\text{C}$ 	5.0		39	101	
				3.3		17	47	
				2.5		10	29	

Note 9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note 9-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/remarks	Conditions	Specification				
				V _{DD} [V]	min.	typ.	max.	
HALT mode consumption current (Note 9-1) (Note 9-2)	IDDHALT(1)	V _{DD1}	<ul style="list-style-type: none"> • HALT mode • FmCF=12MHz ceramic oscillation mode • System clock set to 12MHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 	2.7 to 5.5		3.4	6.2	
				2.7 to 3.6		1.8	3.1	
	IDDHALT(2)		<ul style="list-style-type: none"> • HALT mode • CF1=24MHz external clock • System clock set to CF1 side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	3.0 to 5.5		4.9	8.6	
				3.0 to 3.6		2.3	3.8	
	IDDHALT(3)		<ul style="list-style-type: none"> • HALT mode • FmCF=10MHz ceramic oscillation mode • System clock set to 10MHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 	2.2 to 5.5		2.9	5.6	
				2.2 to 3.6		1.5	2.8	
	IDDHALT(4)		<ul style="list-style-type: none"> • HALT mode • FmCF=4MHz ceramic oscillation mode • System clock set to 4MHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 	1.8 to 5.5		1.5	3.7	
				1.8 to 3.6		0.7	1.6	
	IDDHALT(5)		<ul style="list-style-type: none"> • HALT mode • FsX'tal=32.768kHz crystal oscillation mode • System clock set to internal RC oscillation • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	1.8 to 5.5		0.5	1.4	
				1.8 to 3.6		0.2	0.6	
	IDDHALT(6)		<ul style="list-style-type: none"> • HALT mode • FsX'tal=32.768kHz crystal oscillation mode • Internal RC oscillation stopped. • System clock set to 1MHz with Frequency variable RC oscillation • 1/2 frequency division ratio 	1.8 to 5.5		T.B.D	T.B.D	
				1.8 to 3.6		T.B.D	T.B.D	
	IDDHALT(7)		<ul style="list-style-type: none"> • HALT mode • FsX'tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side • Internal RC oscillation stopped • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	1.8 to 5.5		25	112	
				1.8 to 3.6		8.5	56	

Note 9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note 9-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/remarks	Conditions	Specification				
				V _{DD} [V]	min.	typ.	max.	
HALT mode consumption current (Note 9-1) (Note 9-2)	IDDHALT(8)	V _{DD1}	<ul style="list-style-type: none"> • HALT mode • $F_{X'tal}=32.768\text{kHz}$ crystal oscillation mode • System clock set to 32.768kHz side • Internal RC oscillation stopped • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio • $T_a=-10$ to $+50^\circ\text{C}$ 	5.0		25	69	
				3.3		8.5	29	
				2.5		4.2	15	
HOLD mode consumption current (Note 9-1) (Note 9-2)	IDDHOLD(1)		<ul style="list-style-type: none"> HOLD mode • $CF1=V_{DD}$ or open (External clock mode) 	1.8 to 5.5		0.04	30	
				1.8 to 3.6		0.02	21	
	IDDHOLD(2)		<ul style="list-style-type: none"> HOLD mode • $CF1=V_{DD}$ or open (External clock mode) • $T_a=-10$ to 50°C 	5.0		0.04	2.3	
				3.3		0.02	1.5	
				2.5		0.017	1.2	
	IDDHOLD(3)		<ul style="list-style-type: none"> HOLD mode • $CF1=V_{DD}$ or open (External clock mode) • LVD option selected 	1.8 to 5.5		2.2	34	
				1.8 to 3.6		1.7	24	
				5.0		2.2	5.4	
	IDDHOLD(4)		<ul style="list-style-type: none"> HOLD mode • $CF1=V_{DD}$ or open (External clock mode) • $T_a=-10$ to 50°C • LVD option selected 	3.3		1.7	3.8	
				2.5		1.5	3.3	
				1.8 to 5.5		22	106	
Timer HOLD mode consumption current (Note 9-1) (Note 9-2)	IDDHOLD(5)		<ul style="list-style-type: none"> Timer HOLD mode • $F_{X'tal}=32.768\text{kHz}$ crystal oscillation mode 	1.8 to 3.6		7.5	45	
				5.0		22	62	
				3.3		7.5	23	
	IDDHOLD(6)		<ul style="list-style-type: none"> Timer HOLD mode • $F_{X'tal}=32.768\text{kHz}$ crystal oscillation mode • $T_a=-10$ to 50°C 	2.5		2.9	12	

Note 9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note 9-2: The consumption current values do not include operational current of LVD function if not specified.

10. F-ROM Programming Characteristics at $T_a = +10$ to $+55^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min.	typ.	max.	
Onboard programming current	IDDFW	V_{DD1}	• Only current of the Flash block.	2.2 to 5.5		5	10	mA
Programming time	tFW(1)		• Erasing time	2.2 to 5.5		20	30	ms
	tFW(2)		• Programming time			40	60	μs

11. UART (Full Duplex) Operating Conditions at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{V}$


Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min.	typ.	max.	
Transfer rate	UBR	P20, P21		1.8 to 5.5	16/3		8192/3	tCYC

Data length : 7/8/9 bits (LSB first)


Stop bits : 1 bit(2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using our company-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks	
			C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]		Typ [ms]	Max [ms]		
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	Open	470	2.7 to 3.6	0.1	0.5	Internal C1, C2	
			(10)	(10)	Open	680	3.6 to 5.5	0.1	0.5		
10MHz		CSTCE10M0G52-R0	(10)	(10)	Open	680	2.2 to 3.6	0.1	0.5		
			(10)	(10)	Open	1.0k	3.6 to 5.5	0.1	0.5		
4MHz		CSTLS10M0G53-B0	(15)	(15)	Open	680	2.2 to 3.6	0.1	0.5		
			(15)	(15)	Open	680	3.6 to 5.5	0.1	0.5		
		CSTCR4M00G53-R0	(15)	(15)	Open	2.2k	1.8 to 2.7	0.2	0.6		
			(15)	(15)	Open	3.3k	2.7 to 5.5	0.2	0.6		
		CSTLS4M00G53-B0	(15)	(15)	Open	2.2k	1.8 to 2.7	0.2	0.6		
			(15)	(15)	Open	3.3k	2.7 to 5.5	0.2	0.6		

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using our company-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks
			C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]		Typ [s]	Max [s]	
32.768kHz	EPSON TOYOCOM	MC-306	9	9	Open	330k	1.8 to 5.5	1.4	4.0	Applicable CL value = 7.0pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 CF and XT Oscillator Circuit






Figure 2 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 3 Oscillation Stabilization Times



Note: External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 4 Reset Circuit




Figure 5 Serial I/O Output Waveforms




Figure 6 Pulse Input Timing Signal Waveform




Figure 7 Waveform observed when only POR is used (LVD not used)
(RESET pin: Pull-up resistor R_{RES} only)

- The POR function generates a reset only when power is turned on starting at the V_{SS} level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the V_{SS} level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the V_{SS} level as shown in (b) and power is turned on again after this condition continues for 100μs or longer.




Figure 8 Waveform observed when both POR and LVD functions are used
(RESET pin: Pull-up resistor R_{RES} only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 9 Low voltage detection minimum width
(Example of momentary power loss / Voltage variation waveform)

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC87F2416AU-EB-2E	QFP36 (Pb-Free)	1250 / Tray JEDEC

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.