

# Octal D-Type Latch with 3-State Outputs

With 5V-Tolerant Inputs

# **MC74LVX373**

The MC74LVX373 is an advanced high speed CMOS octal latch with 3-state outputs. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

This 8-bit D-type latch is controlled by a latch enable input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

#### **Features**

- High Speed:  $t_{PD} = 5.8 \text{ ns}$  (Typ) at  $V_{CC} = 3.3 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 4 \mu A$  (Max) at  $T_A = 25$ °C
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: V<sub>OLP</sub> = 0.8 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V


• These Devices are Pb-Free and are RoHS Compliant






SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E

#### **PIN ASSIGNMENT**



#### **MARKING DIAGRAMS**



LVX373 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN NAMES**

| Pins  | Function              |
|-------|-----------------------|
| OE    | Output Enable Input   |
| LE    | Latch Enable Input    |
| D0-D7 | Data Inputs           |
| O0-O7 | 3–State Latch Outputs |

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. Logic Diagram

|        | INPUTS |        | OUTPUTS |  |
|--------|--------|--------|---------|--|
| ŌĒ     | LE     | Dn     | On      | OPERATING MODE                                 |
| L<br>L | HH     | ΗL     | H<br>L  | Transparent (Latch Disabled); Read Latch       |
| L<br>L | L<br>L | h<br>I | H<br>L  | Latched (Latch Enabled) Read Latch             |
| L      | L      | Х      | NC      | Hold; Read Latch                               |
| Н      | L      | Х      | Z       | Hold; Disabled Outputs                         |
| H      | HH     | ΗL     | Z<br>Z  | Transparent (Latch Disabled); Disabled Outputs |
| H<br>H | L<br>L | h<br>I | Z<br>Z  | Latched (Latch Enabled); Disabled Outputs      |

 $H = High\ Voltage\ Level;\ h = High\ Voltage\ Level\ One\ Setup\ Time\ Prior\ to\ the\ Latch\ Enable\ High-to-Low\ Transition;\ L = Low\ Voltage\ Level;\ I = Low\ Voltage\ Level\ One\ Setup\ Time\ Prior\ to\ the\ Latch\ Enable\ High-to-Low\ Transition;\ NC = No\ Change,\ State\ Prior\ to\ the\ Latch\ Enable\ High-to-Low\ Transition;\ X = High\ or\ Low\ Voltage\ Level\ or\ Transitions\ are\ Acceptable;\ Z = High\ Impedance\ State;\ For\ I_{CC}\ Reasons\ DO\ NOT\ FLOAT\ Inputs$ 

#### **MAXIMUM RATINGS**

| Symbol           | Parameter                                       | Value                        | Unit |
|------------------|---|------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage                               | -0.5 to +7.0                 | V    |
| V <sub>in</sub>  | DC Input Voltage                                | -0.5 to +7.0                 | V    |
| V <sub>out</sub> | DC Output Voltage                               | -0.5 to V <sub>CC</sub> +0.5 | V    |
| I <sub>IK</sub>  | Input Diode Current                             | -20                          | mA   |
| lok              | Output Diode Current                            | ±20                          | mA   |
| I <sub>out</sub> | DC Output Current, per Pin                      | ±25                          | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins | ±75                          | mA   |
| P <sub>D</sub>   | Power Dissipation                               | 180                          | mW   |
| T <sub>stg</sub> | Storage Temperature                             | −65 to +150                  | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### RECOMMENDED OPERATING CONDITIONS

| Symbol           | Parameter                                | Min | Max             | Unit |
|------------------|--|-----|-----------------|------|
| V <sub>CC</sub>  | DC Supply Voltage                        | 2.0 | 3.6             | V    |
| V <sub>in</sub>  | DC Input Voltage                         | 0   | 5.5             | V    |
| V <sub>out</sub> | DC Output Voltage                        | 0   | V <sub>CC</sub> | V    |
| T <sub>A</sub>   | Operating Temperature, All Package Types | -40 | +85             | °C   |
| Δt/ΔV            | Input Rise and Fall Time                 | 0   | 100             | ns/V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

|                 |  |   | v <sub>cc</sub>   | Т                  | A = 25°    | С                  | $T_A = -40$        | to 85°C            |      |
|-----------------|--|---|-------------------|--------------------|------------|--------------------|--------------------|--------------------|------|
| Symbol          | Parameter  | Test Conditions   | V                 | Min                | Тур        | Max                | Min                | Max                | Unit |
| V <sub>IH</sub> | High-Level Input Voltage   |   | 2.0<br>3.0<br>3.6 | 1.5<br>2.0<br>2.4  |            |                    | 1.5<br>2.0<br>2.4  |                    | V    |
| V <sub>IL</sub> | Low-Level Input Voltage  |   | 2.0<br>3.0<br>3.6 |                    |            | 0.5<br>0.8<br>0.8  |                    | 0.5<br>0.8<br>0.8  | V    |
| V <sub>OH</sub> | High-Level Output Voltage<br>(V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> ) | $I_{OH} = -50 \mu A$ $I_{OH} = -50 \mu A$ $I_{OH} = -4 \text{ mA}$        | 2.0<br>3.0<br>3.0 | 1.9<br>2.9<br>2.58 | 2.0<br>3.0 |                    | 1.9<br>2.9<br>2.48 |                    | V    |
| V <sub>OL</sub> | Low-Level Output Voltage<br>(V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> )  | $I_{OL} = 50 \mu A$ $I_{OL} = 50 \mu A$ $I_{OL} = 4 \text{ mA}$           | 2.0<br>3.0<br>3.0 |                    | 0.0<br>0.0 | 0.1<br>0.1<br>0.36 |                    | 0.1<br>0.1<br>0.44 | V    |
| l <sub>in</sub> | Input Leakage Current  | V <sub>in</sub> = 5.5 V or GND  | 3.6               |                    |            | ±0.1               |                    | ±1.0               | μΑ   |
| l <sub>OZ</sub> | Maximum 3-State Leakage Current  | $V_{in} = V_{IL} \text{ or } V_{IH}$<br>$V_{out} = V_{CC} \text{ or GND}$ | 3.6               |                    |            | ±0.2<br>5          |                    | ±2.5               | μΑ   |
| Icc             | Quiescent Supply Current   | V <sub>in</sub> = V <sub>CC</sub> or GND                                  | 3.6               |                    |            | 4.0                |                    | 40.0               | μΑ   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$ )

|  |                                |  |  |     | A = 25°     | С            | $T_A = -40$ | to 85°C      |      |
|--|--------------------------------|--|--|-----|-------------|--------------|-------------|--------------|------|
| Symbol                                 | Parameter                      | Test Cond  | ditions  | Min | Тур         | Max          | Min         | Max          | Unit |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Propagation Delay<br>D to O    | V <sub>CC</sub> = 2.7 V                                    | C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF |     | 7.5<br>10.0 | 14.5<br>18.0 | 1.0<br>1.0  | 17.5<br>21.0 | ns   |
|  |                                | $V_{CC} = 3.3 \pm 0.3 \text{ V}$                           | C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF |     | 5.8<br>8.3  | 9.3<br>12.8  | 1.0<br>1.0  | 11.0<br>14.5 |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Propagation Delay<br>LE to O   | V <sub>CC</sub> = 2.7 V                                    | C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF |     | 7.7<br>10.2 | 15.0<br>18.5 | 1.0<br>1.0  | 18.5<br>22.0 | ns   |
|  |                                | $V_{CC} = 3.3 \pm 0.3 \text{ V}$                           | C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF |     | 6.0<br>8.5  | 9.7<br>13.2  | 1.0<br>1.0  | 11.5<br>15.0 |      |
| t <sub>PZL</sub> ,<br>t <sub>PZH</sub> | Output Enable Time<br>OE to O  | $V_{CC} = 2.7 \text{ V}$ $R_L = 1 \text{ k}\Omega$         | C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF |     | 7.7<br>10.2 | 15.0<br>18.5 | 1.0<br>1.0  | 18.5<br>22.0 | ns   |
|  |                                | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$ | C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF |     | 6.0<br>8.5  | 9.7<br>13.2  | 1.0<br>1.0  | 11.5<br>15.0 |      |
| t <sub>PLZ</sub> ,<br>t <sub>PHZ</sub> | Output Disable Time OE to O    | $V_{CC} = 2.7 \text{ V}$ $R_L = 1 \text{ k}\Omega$         | C <sub>L</sub> = 50 pF                           |     | 9.8         | 18.0         | 1.0         | 21.0         | ns   |
|  |                                | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$ | C <sub>L</sub> = 50 pF                           |     | 8.2         | 12.8         | 1.0         | 14.5         |      |
| t <sub>OSHL</sub><br>t <sub>OSLH</sub> | Output-to-Output Skew (Note 1) | V <sub>CC</sub> = 2.7 V<br>V <sub>CC</sub> = 3.3 ±0.3 V    |  |     |             | 1.5<br>1.5   |             | 1.5<br>1.5   | ns   |

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

#### **CAPACITIVE CHARACTERISTICS**

|                  |  | T <sub>A</sub> = 25°C |     | T <sub>A</sub> = -40 to 85°C |     |     |      |
|------------------|--|-----------------------|-----|------------------------------|-----|-----|------|
| Symbol           | Parameter                              | Min                   | Тур | Max                          | Min | Max | Unit |
| Cin              | Input Capacitance                      |                       | 4   | 10                           |     | 10  | pF   |
| C <sub>out</sub> | Maximum Three-State Output Capacitance |                       | 6   |                              |     |     | pF   |
| C <sub>PD</sub>  | Power Dissipation Capacitance (Note 2) |                       | 27  |                              |     |     | pF   |

<sup>2.</sup>  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{in} + I_{CC}/8$  (per latch).  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$ .

## **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 3.3$ V, Measured in SOIC Package)

|                  |  | T <sub>A</sub> = 25°C |      |      |
|------------------|--|-----------------------|------|------|
| Symbol           | Characteristic                               | Тур                   | Max  | Unit |
| V <sub>OLP</sub> | Quiet Output Maximum Dynamic V <sub>OL</sub> | 0.5                   | 0.8  | V    |
| V <sub>OLV</sub> | Quiet Output Minimum Dynamic V <sub>OL</sub> | -0.5                  | -0.8 | V    |
| V <sub>IHD</sub> | Minimum High Level Dynamic Input Voltage     |                       | 2.0  | V    |
| V <sub>ILD</sub> | Maximum Low Level Dynamic Input Voltage      |                       | 0.8  | V    |

#### **TIMING REQUIREMENTS** (Input $t_r = t_f = 3.0 \text{ns}$ )

|                   |                             |  | T <sub>A</sub> = 25°C |            | $T_A = 25^{\circ}C$ $T_A = -40 \text{ to } 85^{\circ}C$ |      |
|-------------------|-----------------------------|--|-----------------------|------------|---|------|
| Symbol            | Parameter                   | Test Conditions  | Тур                   | Limit      | Limit   | Unit |
| t <sub>w(h)</sub> | Minimum Pulse Width, LE     | $V_{CC} = 2.7 \text{ V}$<br>$V_{CC} = 3.3 \pm 0.3 \text{ V}$ |                       | 6.5<br>5.0 | 7.5<br>5.0  | ns   |
| t <sub>su</sub>   | Minimum Setup Time, D to LE | V <sub>CC</sub> = 2.7V<br>V <sub>CC</sub> = 3.3 ± 0.3 V      |                       | 6.0<br>4.0 | 6.0<br>4.0  | ns   |
| t <sub>h</sub>    | Minimum Hold Time, D to LE  | $V_{CC} = 2.7 \text{ V}$<br>$V_{CC} = 3.3 \pm 0.3 \text{ V}$ |                       | 1.0<br>1.0 | 1.0<br>1.0  | ns   |

#### **SWITCHING WAVEFORMS**






Figure 2.










Figure 5.

### **TEST CIRCUITS**



\*Includes all probe and jig capacitance

Figure 6. Propagation Delay Test Circuit



\*Includes all probe and jig capacitance
Figure 7. Three-State Test Circuit

#### **ORDERING INFORMATION**

| Device          | Package               | Shipping <sup>†</sup> |
|-----------------|-----------------------|-----------------------|
| MC74LVX373DWR2G | SOIC-20<br>(Pb-Free)  | 1000 Tape & Reel      |
| MC74LVX373DTR2G | TSSOP-20<br>(Pb-Free) | 2500 Tape & Reel      |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


#### SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


|     | MILLIMETERS |       |  |  |  |
|-----|-------------|-------|--|--|--|
| DIM | MIN         | MAX   |  |  |  |
| Α   | 2.35        | 2.65  |  |  |  |
| A1  | 0.10        | 0.25  |  |  |  |
| b   | 0.35        | 0.49  |  |  |  |
| С   | 0.23        | 0.32  |  |  |  |
| D   | 12.65       | 12.95 |  |  |  |
| E   | 7.40        | 7.60  |  |  |  |
| е   | 1.27        | BSC   |  |  |  |
| Н   | 10.05       | 10.55 |  |  |  |
| h   | 0.25        | 0.75  |  |  |  |
| L   | 0.50        | 0.90  |  |  |  |
| A   | 0 °         | 7 °   |  |  |  |

#### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repos<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |  |  |
|------------------|-------------|---|-------------|--|--|--|--|
| DESCRIPTION:     | SOIC-20 WB  |   | PAGE 1 OF 1 |  |  |  |  |

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales