

SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013

2.9 nV/sqrt(Hz) Low Noise, RRIO Amplifier

Check for Samples: LMP7732

FEATURES

- (Typical Values, $T_A = 25^{\circ}C$, $V_S = 5V$)
- Input Voltage Noise
 - f = 3 Hz 3.3 nV/ \sqrt{Hz}
 - − f = 1 kHz 2.9 nV/√Hz
- CMRR 130 dB
- Open Loop Gain 130 dB
- GBW 22 MHz
- Slew Rate 2.4 V/µs
- THD 0.001% @ f = 10 kHz, AV = 1, RL = 2 kΩ
- Supply Current 4.4 mA
- Supply Voltage Range 1.8V to 5.5V
- Operating Temperature Range -40°C to 125°C
- Input Bias Current ±1.5 nA
- RRIO

APPLICATIONS

- Gas Analysis Instruments
- Photometric Instrumentation
- Medical Instrumentation

DESCRIPTION

The LMP7732 is a dual low noise, rail-to-rail input and output, low voltage amplifier. The LMP7732 is part of the LMP[™] amplifier family and is ideal for precision and low noise applications with low voltage requirements.


This operational amplifier offers low voltage noise of 2.9 nV/ \sqrt{Hz} with a 1/f corner of only 3 Hz. The LMP7732 has bipolar junction input stages with a bias current of only 1.5 nA. This low input bias current, complemented by the very low level of voltage noise, makes the LMP7732 an excellent choice for photometry applications.

The LMP7732 provides a wide GBW of 22 MHz while consuming only 4 mA of current. This high gain bandwidth along with the high open loop gain of 130 dB enables accurate signal conditioning in applications with high closed loop gain requirements.


The LMP7732 has a supply voltage range of 1.8V to 5.5V, making it an ideal choice for battery operated portable applications.

The LMP7732 is offered in the 8-Pin SOIC and VSSOP packages.

The LMP7731 is the single version of this product and is offered in the 5-Pin SOT-23 and 8-Pin SOIC packages.



Typical Performance Characteristics



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LMP is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

	Liveran Darks Madal		For inputs pins only	2000V
ESD Tolerance ⁽³⁾	Human Body Model	-	For all other pins	2000V
ESD Tolerance	Machine Model			200V
	Charge Device Model			1000V
V _{IN} Differential	±2V			
Supply Voltage ($V_S = V^+ - V^-$)				6.0V
Storage Temperature Range				−65°C to 150°C
Junction Temperature ⁽⁴⁾				+150°C max
Coldering Information			Infrared or Convection (20 sec)	235°C
Soldering Information			Wave Soldering Lead Temp. (10 sec)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

(4) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/|\theta_JA|$. All numbers apply for packages soldered directly onto a PC board.

Operating Ratings⁽¹⁾

Temperature Range		-40°C to 125°C		
Supply Voltage ($V_S = V^+ - V^-$)	oply Voltage ($V_S = V^+ - V^-$)			
Deckage Thermal Decistence (0,)	8-Pin SOIC	190 °C/W		
Package Thermal Resistance (θ_{JA})	8-Pin VSSOP	235°C/W		

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.

2



2.5V Electrical Characteristics⁽¹⁾

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}$ C, V⁺ = 2.5V, V⁻ = 0V, V_{CM} = V⁺/2, R_L > 10 k Ω to V⁺/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units		
Ma a	Input Offset Voltage ⁽⁴⁾	V _{CM} = 2.0V		±9	±500 ±600			
V _{OS}		$V_{CM} = 0.5V$		±9	±500 ±600	μV		
TCV _{OS}	Input Offset Voltage Temperature Drift	$V_{CM} = 2.0V$		±0.5	±5.5	µV/°C		
10005		V _{CM} = 0.5V		±0.2	±5.5	μν/Ο		
I _B	Input Bias Current	V _{CM} = 2.0V		±1	±30 ±45	nA		
В		$V_{CM} = 0.5V$		±12	±50 ±75			
1	Input Offect Current	V _{CM} = 2.0V		±1	±50 ±75	nA		
l _{OS}	Input Offset Current	$V_{CM} = 0.5V$		±11	±60 ±80	IA		
TCI _{OS}	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 2.0V$		0.0474		nA/°C		
CMDD	Common Mode Deiestian Detie	$\begin{array}{l} 0.15 \mathrm{V} \leq \mathrm{V_{CM}} \leq 0.7 \mathrm{V} \\ 0.23 \mathrm{V} \leq \mathrm{V_{CM}} \leq 0.7 \mathrm{V} \end{array}$	101 89	120		-ID		
CMRR	Common Mode Rejection Ratio	$1.5V \le V_{CM} \le 2.35V$ $1.5V \le V_{CM} \le 2.27V$	105 99	129		dB		
PSRR	Power Supply Rejection Ratio	$2.5V \le V^+ \le 5V$	105 101	113		dB		
		1.8V ≤ V ⁺ ≤ 5.5V		111				
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		2.5	V		
٨		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$ V _{OUT} = 0.5V to 2.0V	112 104	130		-ID		
A _{VOL}	Open Loop Voltage Gain	$R_L = 2 k\Omega$ to V ⁺ /2 V _{OUT} = 0.5V to 2.0V	109 90	119		dB		
		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		4	50 75			
	Output Voltage Swing High	$R_L = 2 k\Omega$ to V ⁺ /2		13	50 75	mV from		
V _{OUT}		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		6	50 75	either rail		
	Output Voltage Swing Low	$R_L = 2 k\Omega$ to V ⁺ /2		9	50 75			
		Sourcing, $V_{OUT} = V^+/2$ V_{IN} (diff) = 100 mV	22 12	31				
I _{OUT}	Output Current	Sinking, $V_{OUT} = V^+/2$ V_{IN} (diff) = -100 mV	15 10	44		- mA		
		$V_{CM} = 2.0V$		4.0	5.4 6.8			
I _S	Supply Current	V _{CM} = 0.5V		4.6	6.2 7.8	mA		
SR	Slew Rate	A_V = +1, C_L = 10 pF, R_L = 10 k Ω to V ⁺ /2 V_{OUT} = 2 V_{PP}		2.4		V/µs		

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing, statistical analysis or design.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Ambient production test is performed at 25° C with a variance of $\pm 3^{\circ}$ C.

Copyright © 2007–2013, Texas Instruments Incorporated

SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013



www.ti.com

2.5V Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 2.5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $R_L > 10 \text{ k}\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		21		MHz	
G _M	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		14		dB	
Φ _M	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		60		deg	
D	lanut Desistence	Differential Mode		38		kΩ	
R _{IN}	Input Resistance	Common Mode		151		MΩ	
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$, $f_O = 1$ kHz, Amplitude = 1V		0.002		%	
		$f = 1 \text{ kHz}, V_{CM} = 2.0 \text{V}$		3.0			
e _n	Input Referred Voltage Noise Density	f = 1 kHz, V _{CM} = 0.5V				nV/√Hz	
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV _{PP}	
	Input Deferred Current Naise Density	f = 1 kHz, V _{CM} = 2.0V		1.1		~ ^ / / -	
'n	Input Referred Current Noise Density	f = 1 kHz, V _{CM} = 0.5V		2.3		pA/√Hz	



3.3V Electrical Characteristics⁽¹⁾

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 3.3V$, $V^- = 0V$, $V_{CM} = V^+/2$, $R_L > 10 \text{ k}\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

			Тур ⁽³⁾	Max ⁽²⁾	Units		
Input Offect Veltage ⁽⁴⁾	V _{CM} = 2.5V		±6	±500 ±600			
Input Onset Voltage	V _{CM} = 0.5V		±6	±500 ±600	μV		
Input Offset Voltage Temperature	$V_{CM} = 2.5V$		±0.5	±5.5	μV/°C		
Drift	$V_{CM} = 0.5V$		±0.2	±5.5	μν/Ο		
Input Bias Current	V _{CM} = 2.5V		±1.5	±30 ±45	– nA		
	V _{CM} = 0.5V		±13	±50 ±77	10.4		
Input Offect Current	V _{CM} = 2.5V		±1	±50 ±70	- nA		
Input Onset Current	V _{CM} = 0.5V		±11	±60 ±80	ΠA		
Input Offset Current Drift	V_{CM} = 0.5V and V_{CM} = 2.5V		0.048		nA/°C		
Common Made Dejection Datio	$\begin{array}{l} 0.15 V \leq V_{CM} \leq 0.7 V \\ 0.23 V \leq V_{CM} \leq 0.7 V \end{array}$	101 89	120		dD		
Common Mode Rejection Ratio	$\begin{array}{l} 1.5 V \leq V_{CM} \leq 3.15 V \\ 1.5 V \leq V_{CM} \leq 3.07 V \end{array}$	105 99	130		dB		
Power Supply Rejection Ratio	$2.5 V \le V^+ \le 5.0 V$	105 101	113		dB		
	$1.8 V \le V^+ \le 5.5 V$		111				
Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		3.3	V		
	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$ $V_{OUT} = 0.5V \text{ to } 2.8V$	112 104	130		- dB		
Open Loop Voltage Gain	$R_L = 2 k\Omega$ to V ⁺ /2 V _{OUT} = 0.5V to 2.8V	110 92	119		UD		
Output Valence Suring Lligh	$R_L = 10 \text{ k}\Omega$ to V ⁺ /2		5	50 75			
Oulput voltage Swing Figh	$R_L = 2 k\Omega$ to V ⁺ /2		14	50 75	mV from		
Output Valtage Suring Loui	$R_L = 10 \text{ k}\Omega$ to V ⁺ /2		9	50 75	either rail		
Output voltage Swing Low	$R_L = 2 \ k\Omega$ to V ⁺ /2		13	13 50 75			
	Sourcing, $V_{OUT} = V^+/2$ V _{IN} (diff) = 100 mV	28 22	45				
	Sinking, $V_{OUT} = V^+/2$ V_{IN} (diff) = -100 mV	25 20	48		— mA		
Quarky Quarant	V _{CM} = 2.5V		4.2	5.6 7.0	mA		
Supply Current	V _{CM} = 0.5V		4.8	6.4 8.0			
Slew Rate	A_V = +1, C _L = 10 pF, R _L = 10 kΩ to V ⁺ /2		2.4		V/µs		
	Drift Input Bias Current Input Offset Current Input Offset Current Drift Common Mode Rejection Ratio Power Supply Rejection Ratio Common Mode Voltage Range Open Loop Voltage Gain Output Voltage Swing High Output Voltage Swing Low Output Current Supply Current	$\begin{tabular}{ c c c c } \hline V_{CM} = 0.5V \\ \hline V_{CM} = 2.5V \\ \hline V_{CM} = 0.5V \\ \hline V_{OUT} = 0.5V \\ \hline V_{CM} = 0.5V \\ \hline V_{OUT} = 0.5V \\ \hline V_{CM} = 0.5V \\ \hline V_{OUT} = 0.5V \\ \hline V_{CM} = 100 \ mV \\ \hline V_{CM} = 100 \ mV \\ \hline V_{CM} = 0.5V \\ \hline V_{CM}$	$\begin{tabular}{ c c c c } & V_{CM} = 0.5V & & & & & & & & & & & & & & & & & & &$	$ \begin{array}{ c c c c c } & V_{CM} = 0.5V & & & \pm 6 \\ \hline Input Offset Voltage Temperature Drift & V_{CM} = 2.5V & & \pm 0.2 \\ \hline V_{CM} = 0.5V & & \pm 0.2 \\ \hline V_{CM} = 0.5V & & \pm 1.5 \\ \hline V_{CM} = 0.5V & & \pm 1.5 \\ \hline V_{CM} = 0.5V & & \pm 1.3 \\ \hline V_{CM} = 0.5V & & \pm 1.1 \\ \hline Input Offset Current & V_{CM} = 2.5V & & \pm 1.1 \\ \hline Input Offset Current Drift & V_{CM} = 0.5V and V_{CM} = 2.5V & 0.048 \\ \hline 0.15V \leq V_{CM} \leq 0.7V & 101 & 120 \\ \hline 0.23V \leq V_{CM} \leq 0.7V & 105 & 130 \\ \hline 1.5V \leq V_{CM} \leq 3.15V & 105 & 130 \\ \hline 1.5V \leq V_{CM} \leq 3.15V & 101 & 120 \\ \hline 0.23V \leq V_{CM} \leq 3.07V & 105 & 113 \\ \hline 1.5V \leq V_{CM} \leq 3.15V & 101 & 113 \\ \hline 0 & 1.5V \leq V_{CM} \leq 3.15V & 101 & 113 \\ \hline 0 & 1.5V \leq V_{CM} \leq 3.15V & 101 & 113 \\ \hline 0 & 1.8V \leq V^* \leq 5.5V & 1111 \\ \hline 0 & 1.8V \leq V^* \leq 5.5V & 1111 \\ \hline 0 & 0 & V_{OUT} = 0.5V to 2.8V & 104 & 130 \\ \hline & R_L = 10 \ k\Omega \ to \ V^{1/2} & 104 & 130 \\ \hline & R_L = 10 \ k\Omega \ to \ V^{1/2} & 104 & 130 \\ \hline & R_L = 10 \ k\Omega \ to \ V^{1/2} & 110 & 119 \\ \hline & 0 & 119 & 119 \\ \hline & 0 & R_L = 10 \ k\Omega \ to \ V^{1/2} & 111 \\ \hline & 0 & 119 & R_L = 2 \ k\Omega \ to \ V^{1/2} & 28 & 45 \\ \hline & 0 & R_L = 10 \ k\Omega \ to \ V^{1/2} & 28 & 45 \\ \hline & 0 & 0 & V_{IN} \ (diff) = -100 \ mV & 20 & 48 \\ \hline & Supply \ Current & V_{CM} = -55V & 5.5V & 4.2 \\ \hline & Supply \ Current & V_{CM} = 0.5V \ R_L = 2 \ k\Omega \ to \ V^{1/2} & 28 & 45 \\ \hline & Sinking, \ V_{OUT} = -100 \ mV & 20 & 48 \\ \hline & Supply \ Current & V_{CM} = -100 \ mV & 20 & 4.8 \\ \hline & Supply \ Current & V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 28 & 45 \\ \hline & Sinking, \ V_{OH} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 20 & 48 \\ \hline & Supply \ Current & V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 21 & 48 \\ \hline & Supply \ Current & V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 21 & 48 \\ \hline & Sinking, \ V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 21 & 48 \\ \hline & Sinking, \ V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 21 & 48 \\ \hline & Sinking, \ V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2} & 21 & 48 \\ \hline & Sinking, \ V_{CM} = -100 \ F, \ R_L = 10 \ k\Omega \ to \ V^{1/2}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing, statistical analysis or design.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Ambient production test is performed at 25° C with a variance of $\pm 3^{\circ}$ C.

Copyright © 2007–2013, Texas Instruments Incorporated

SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013



www.ti.com

3.3V Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 3.3V$, $V^- = 0V$, $V_{CM} = V^+/2$, $R_L > 10 \text{ k}\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		22		MHz
G _M	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		14		dB
Φ_{M}	Phase Margin $C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$			62		deg
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$, $f_O = 1$ kHz, Amplitude = 1V		0.002		%
D	Input Desistance	Differential Mode		38		kΩ
R _{IN}	Input Resistance	Common Mode		151		MΩ
	Input Referred Voltage Noise	$f = 1 \text{ kHz}, V_{CM} = 2.5 \text{V}$		2.9		nV/√Hz
e _n	Density	$f = 1 \text{ kHz}, \text{ V}_{CM} = 0.5 \text{V}$		2.9		
Input Voltage Noise		0.1 Hz to 10 Hz		75		nV _{PP}
:	Input Referred Current Noise	$f = 1 \text{ kHz}, V_{CM} = 2.5 \text{V}$		1.1		pA/√Hz
In	Density	f = 1 kHz, V _{CM} = 0.5V		2.1		

5V Electrical Characteristics⁽¹⁾

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $R_L > 10 \text{ k}\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units		
	lanut Offact) (altana (4)	V _{CM} = 4.5V		±6	±500 ±600			
V _{OS}	Input Offset Voltage ⁽⁴⁾	V _{CM} = 0.5V		±6	±500 ±600	μV		
	Innut Offeet Veltere Temperature Drift	$V_{CM} = 4.5V$		±0.5	±5.5			
TCV _{OS}	Input Offset Voltage Temperature Drift	$V_{CM} = 0.5V$		±0.2	±5.5	µV/°C		
	Input Dice Current	$V_{CM} = 4.5V$		±1.5	±30 ±50	~ ^		
IB	Input Bias Current	$V_{CM} = 0.5V$		±14	±50 ±85	nA		
L	land Offeet Current	$V_{CM} = 4.5V$		±1	±50 ±70	- 1		
I _{OS}	Input Offset Current	V _{CM} = 0.5V		±11	±65 ±80	nA		
TCI _{OS}	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 4.5V$		0.0482		nA/°C		
CMRR	Common Mode Deiestian Detie	$0.15V \le V_{CM} \le 0.7V$ $0.23V \le V_{CM} \le 0.7V$	101 89	120		dB		
CMRR	Common Mode Rejection Ratio	$1.5V \le V_{CM} \le 4.85V$ $1.5V \le V_{CM} \le 4.77V$	105 99	130		aв		
PSRR	Power Supply Rejection Ratio	$2.5V \le V^+ \le 5V$	105 101	113		dB		
		$1.8V \le V^+ \le 5.5V$		111				
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		5	V		
٨		$ R_L = 10 \ k\Omega \ to \ V^+/2 \\ V_{OUT} = 0.5V \ to \ 4.5V $	112 104	130				
A _{VOL}	Open Loop Voltage Gain		110 94	119		dB		

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing, statistical analysis or design.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Ambient production test is performed at 25°C with a variance of ±3°C.

6 Submit Documentation Feedback



5V Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $R_L > 10 \text{ k}\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units	
	Output Maltana Outpa High	$R_L = 10 \text{ k}\Omega$ to V ⁺ /2		8	50 75		
M	Output Voltage Swing High	$R_L = 2 k\Omega$ to V ⁺ /2		24	50 75	mV from	
V _{OUT}	Output Voltage Suing Lou	$R_L = 10 \text{ k}\Omega$ to V ⁺ /2		9	50 75	either rail	
	Output Voltage Swing Low	$R_L = 2 k\Omega$ to V ⁺ /2		23	50 75		
	Output Current	Sourcing, $V_{OUT} = V^{+}/2$ V _{IN} (diff) = 100 mV	33 27	47		mA	
OUT Output Current	Output Current	Sinking, $V_{OUT} = V^+/2$ V_{IN} (diff) = -100 mV	30 25	49		mA	
	Supply Current	$V_{CM} = 4.5V$		4.4	6.0 7.4	mA	
Is	Supply Current	$V_{CM} = 0.5V$		5.0	6.8 8.4	ШA	
SR	Slew Rate	A _V = +1, C _L = 10 pF, R _L = 10 k Ω to V ⁺ /2 V _{OUT} = 2 V _{PP}		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		22		MHz	
G _M	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		12		dB	
Φ _M	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		65		deg	
D		Differential Mode		38		kΩ	
R _{IN}	Input Resistance	Common Mode		151		MΩ	
THD+ N	Total Harmonic Distortion + Noise	$A_V = 1$, $f_O = 1$ kHz, Amplitude = 1V		0.001		%	
	Innut Deferred Malteres Naise Density	$f = 1 \text{ kHz}, V_{CM} = 4.5 \text{V}$		2.9		*)///	
e _n	Input Referred Voltage Noise Density	$f = 1 \text{ kHz}, \text{ V}_{CM} = 0.5 \text{V}$		2.9	nV/√Hz		
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV _{PP}	
:	Input Referred Current Noise Dessity	$f = 1 \text{ kHz}, V_{CM} = 4.5 \text{V}$		1.1		pA/√Hz	
İn	Input Referred Current Noise Density	f = 1 kHz, V _{CM} = 0.5V		2.2		PAV VEIZ	

Connection Diagram

8-Pin SOIC/VSSOP





Figure 1. Top View


SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013

www.ti.com


ISTRUMENTS

Texas







Unless otherwise noted: $T_A = 25^{\circ}C$, $R_L > 10 \text{ k}\Omega$, $V_{CM} = V_S/2$.











Copyright © 2007-2013, Texas Instruments Incorporated





ÈXAS

NSTRUMENTS

8

7

6

5

4

3

2

0

-40

-20

-10 0 10 20 30 40


VOS (µV)

-30


PERCENTAGE (%)


Unless otherwise noted: T_A = 25°C, R_L > 10 k Ω , V_{CM} = $V_S/2$. Offset Voltage Distribution 14 V_S = 3.3V, 5V V_S = 3.3V 12 $V_{CM} = 2.5V$ 10

Typical Performance Characteristics (continued)












Figure 11.

-40






Figure 13.





Texas Instruments







SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013










12




SNOSAZ0E – AUGUST 2007 – REVISED MARCH 2013



TEXAS INSTRUMENTS


www.ti.com

SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013



Typical Performance Characteristics (continued)

Councies Councies Councies Vieldone





APPLICATION NOTES

LMP7732

The LMP7732 is a dual low noise, rail-to-rail input and output, low voltage amplifier.

The low input voltage noise of only 2.9 nV/ $\sqrt{\text{Hz}}$ with a 1/f corner at 3 Hz makes the LMP7732 ideal for sensor applications where DC accuracy is of importance.

The LMP7732 has high gain bandwidth of 22 MHz. This wide bandwidth enables the use of the amplifier at higher gain settings while retaining ample usable bandwidth for the application. This is particularly beneficial when system designers need to use sensors with very limited output voltage range as it allows larger gains in one stage which in turn increases signal to noise ratio.

The LMP7732 has a proprietary input bias cancellation circuitry on the input stages. This allows the LMP7732 to have only about 1.5 nA bias current with a bipolar input stage. This low input bias current, paired with the inherent lower input voltage noise of bipolar input stages makes the LMP7732 an excellent choice for precision applications. The combination of low input bias current, low input offset voltage, and low input voltage noise enables the user to achieve unprecedented accuracy and higher signal integrity.

Texas Instruments is heavily committed to precision amplifiers and the market segment they serve. Technical support and extensive characterization data is available for sensitive applications or applications with a constrained error budget.

The LMP7732 comes in the 8-Pin SOIC and VSSOP packages. These small packages are ideal solutions for area constrained PC boards and portable electronics.

INPUT BIAS CURRENT CANCELLATION

The LMP7732 has proprietary input bias current cancellation circuitry on its input stage.

The LMP7732 has rail-to-rail input. This is achieved by having a p-input and n-input stage in parallel. Figure 41 only shows one of the input stages as the circuitry is symmetrical for both stages.

Figure 41 shows that as the common mode voltage gets closer to one of the extreme ends, current I_1 significantly increases. This increased current shows as an increase in voltage drop across resistor R_1 equal to I_1*R_1 on IN+ of the amplifier. This voltage contributes to the offset voltage of the amplifier. When common mode voltage is in the mid-range, the transistors are operating in the linear region and I_1 is significantly small. The voltage drop due to I_1 across R_1 can be ignored as it is orders of magnitude smaller than the amplifier's input offset voltage. As the common mode voltage gets closer to one of the rails, the offset voltage generated due to I_1 increases and becomes comparable to the amplifiers offset voltage.




Figure 41. Input Bias Current Cancellation



EXAS

INPUT VOLTAGE NOISE MEASUREMENT

The LMP7732 has very low input voltage noise. The peak-to-peak input voltage noise of the LMP7732 can be measured using the test circuit shown in Figure 42.




Figure 42. 0.1 Hz to 10 Hz Noise Test Circuit

The frequency response of this noise test circuit at the 0.1 Hz corner is defined by only one zero. The test time for the 0.1 Hz to 10 Hz noise measurement using this configuration should not exceed 10 seconds, as this time limit acts as an additional zero to reduce or eliminate the contributions of noise from frequencies below 0.1 Hz.

Figure 43 shows typical peak-to-peak noise for the LMP7732 measured with the circuit in Figure 42.




Figure 43. 0.1 Hz to 10 Hz Input Voltage Noise

Measuring the very low peak-to-peak noise performance of the LMP7732, requires special testing attention. In order to achieve accurate results, the device should be warmed up for at least five minutes. This is so that the input offset voltage of the op amp settles to a value. During this warm up period, the offset can typically change by a few μ V because the chip temperature increases by about 30°C. If the 10 seconds of the measurement is selected to include this warm up time, some of this temperature change might show up as the measured noise. Figure 44 shows the start-up drift of five typical LMP7732 units.






Figure 44. Start-Up Input Offset Voltage Drift

During the peak-to-peak noise measurement, the LMP7732 must be shielded. This prevents offset variations due to airflow. Offset can vary by a few nV due to this airflow and that can invalidate measurements of input voltage noise with a magnitude which is in the same range. For similar reasons, sudden motions must also be restricted in the vicinity of the test area. The feed-through which results from this motion could increase the observed noise value which in turn would invalidate the measurement.

DIODES BETWEEN THE INPUTS

The LMP7732 has a set of anti-parallel diodes between their input pins, as shown in Figure 45. These diodes are present to protect the input stage of the amplifiers. At the same time, they limit the amount of differential input voltage that is allowed on the input pins. A differential signal larger than the voltage needed to turn on the diodes might cause damage to the diodes. The differential voltage between the input pins should be limited to ± 3 diode drops or the input current needs to be limited to ± 20 mA.




Figure 45. Anti-Parallel Diodes between Inputs

DRIVING AN ADC

Analog to Digital Converters, ADCs, usually have a sampling capacitor on their input. When the ADC's input is directly connected to the output of the amplifier a charging current flows from the amplifier to the ADC. This charging current causes a momentary glitch that can take some time to settle. There are different ways to minimize this effect. One way is to slow down the sampling rate. This method gives the amplifier sufficient time to stabilize its output. Another way to minimize the glitch, caused by the switch capacitor, is to have an external capacitor connected to the input of the ADC. This capacitor is chosen so that its value is much larger than the internal switching capacitor and it will hence provide the charge needed to quickly and smoothly charge the ADC's sampling capacitor. Since this large capacitor will be loading the output of the amplifier as well, an isolation resistor is needed between the output of the amplifier and this capacitor. The isolation resistor, $R_{\rm ISO}$, separates the additional load capacitance from the output of the amplifier and will also form a low-pass filter and can be designed to provide noise reduction as well as anti-aliasing. The draw back of having $R_{\rm ISO}$ is that it reduces signal swing since there is some voltage drop across it.

Figure 46 (a) shows the ADC directly connected to the amplifier. To minimize the glitch in this setting, a slower sample rate needs to be used. Figure 46 (b) shows R_{ISO} and an external capacitor used to minimize the glitch.

Copyright © 2007-2013, Texas Instruments Incorporated

SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013






Figure 46. Driving An ADC



SNOSAZ0E - AUGUST 2007 - REVISED MARCH 2013

REVISION HISTORY

Cł	hanges from Revision D (March 2013) to Revision E	Page	
•	Changed layout of National Data Sheet to TI format	18	



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)	.,			
LMP7732MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMP77 32MA	Samples
LMP7732MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMP77 32MA	Samples
LMP7732MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM		AZ3A	Samples
LMP7732MME/NOPB	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	SN	Level-1-260C-UNLIM		AZ3A	Samples
LMP7732MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM		AZ3A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP7732MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMP7732MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP7732MME/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP7732MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

6-Nov-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP7732MAX/NOPB	SOIC	D	8	2500	853.0	449.0	35.0
LMP7732MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMP7732MME/NOPB	VSSOP	DGK	8	250	208.0	191.0	35.0
LMP7732MMX/NOPB	VSSOP	DGK	8	3500	853.0	449.0	35.0


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.




D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D> Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated