TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L Series

TMP93PW46A

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{\text{NMI}}, \text{INTO})$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of fFPH) with IDLE1 or STOP mode (IDLE2/RUN are not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

TOSHIBA TMP93PW46A

Low Voltage/Low Power

CMOS 16-Bit Microcontroller TMP93PW46AF

1. Outline and Device Characteristics

The TMP93PW46A is OTP type MCU which includes 128-Kbyte One-time PROM. Using the adapter-socket, you can write and verify the data for the TMP93CW46A by general EPROM programmer.

The TMP93PW46A has the same pin-assignment as the TMP93CW46A (Mask ROM type).

Writing the program to built-in PROM, the TMP93PW46A operates as the same way as the TMP93CW46A.




Figure 1.1 Memory map of TMP93CW46A/TMP93PW46A

| MCU | ROM | RAM | Package | Adapter Socket |
|-------------|----------------|----------|----------------------|----------------|
| TMP93PW46AF | OTP 128 Kbytes | 4 Kbytes | P-LQFP100-1414-0.50F | BM11129 |

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by
- TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to

- property.

 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk at the customer's own risk
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.




Figure 1.2 TMP93PW46A Block Diagram

TOSHIBA TMP93PW46A

2. Pin Assignment and Functions

The assignment of input/output pins for the TMP93PW46A their names and outline functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93PW46AF.




Figure 2.1.1 Pin Assignment (100-Pin LQFP)

2.2 Pin Names and Functions

(1) Pin function of TMP93PW46A in MCU mode.

Table 2.2.1 Name and Function in MCU Mode (1/4)

| Pin Name | Number of Pins | I/O | Function |
|------------------|----------------|----------|---|
| P00 to P07 | 8 | 1/0 | Port 0: I/O port that allows selection of I/O on a bit basis address/data (lower): Bits 0 to 7 for address/data bus |
| AD0 to AD7 | _ | 3 states | |
| P10 to P17 | 8 | I/O | Port 1: I/O port that allows selection of I/O on a bit basis |
| AD8 to AD15 | | 3 states | Address data (upper): Bits 8 to 15 of address/data bus |
| A8 to A15 | _ | Output | Address: Bits 8 to 15 of address bus |
| P20 to P27 | 8 | I/O | Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) |
| A0 to A7 | | Output | Address: Bits 0 to 7 of address bus |
| A16 to A23 | | Output | Address: Bits 16 to 23 of address bus |
| P30 | 1 | Output | Port 30: Output port |
| RD | | Output | Read: Strobe signal for reading external memory |
| P31 | 1 | Output | Port 31: Output port |
| WR | | Output | Write: Strobe signal for writing data on pins AD0 to AD7 |
| P32 | 1 | I/O | Port 32: I/O port (with pull-up resistor) |
| HWR | | Output | High write: Strobe signal for writing data on pins AD8 to AD15 |
| P33 | 1 | I/O | Port 33: I/O port (with pull-up resistor) |
| WAIT | | Input | Wait: Pin used to request CPU bus wait |
| P34 | 1 | I/O | Port 34: I/O port (with pull-up resistor) |
| BUSRQ | | Input | Bus request: Signal used to request high impedance for AD0 to AD15, A0 to A23, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, $\overline{\text{R}}/\overline{\text{W}}$, $\overline{\text{RAS}}$, $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, and $\overline{\text{CS2}}$ pins. (For external DMAC) |
| P35 | 1 | I/O | Port 35: I/O port (with pull-up resistor) |
| BUSAK | | Output | Bus acknowledge: Signal indicating that AD0 to AD15, A0 to A23, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, $\overline{\text{R/W}}$, $\overline{\text{RAS}}$, $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, and $\overline{\text{CS2}}$ pins are at high impedance after receiving BUSRQ. (For external DMAC) |
| P36 | 1 | I/O | Port 36: I/O port (with pull-up resistor) |
| R/\overline{W} | | Output | Read/write: 1 represents read or dummy cycle. 0 represents write cycle. |
| P37 | 1 | I/O | Port 37: I/O port (with pull-up resistor) |
| RAS | | Output | Row address strobe: Outputs "RAS" strobe for DRAM. |
| P40 | 1 | I/O | Port 40: I/O port (with pull-up resistor) |
| CS0 | | Output | Chip select 0: Outputs 0 when address is within specified address area. |
| CAS0 | | Output | Column address strobe 0: Outputs $\overline{\text{CAS}}$ strobe for DRAM when address is within specified address area. |

Note: This device's built-in memory or built-in I/O cannot be accessed with the external DMA controller using the $\overline{\text{BUSRQ}}$ and $\overline{\text{BUSAK}}$ signals.

Table 2.2.2 Name and Function in MCU Mode (2/4)

| Pin Name | Number of Pins | I/O | Function |
|------------|----------------|--------|---|
| P41 | 1 | I/O | Port 41: I/O port (with pull-up resistor) |
| CS1 | | Output | Chip select 1: Outputs 0 if address is within specified address area. |
| CAS1 | | Output | Column address strobe 1: Outputs $\overline{\text{CAS}}$ strobe for DRAM if address is within specified address area. |
| P42 | 1 | I/O | Port 42: I/O port (with pull-down resistor) |
| CS2 | | Output | Chip select 2: Outputs 0 if address is within specified address area. |
| CAS2 | | Output | Column address strobe 2: Outputs $\overline{\text{CAS}}$ strobe for DRAM if address is within specified address area. |
| P50 to P57 | 8 | Input | Port 5: Input port |
| AN0 to AN7 | | Input | Analog input: Analog signal input for AD converter |
| VREFH | 1 | Input | Pin for high level reference voltage input to AD converter |
| VREFL | 1 | Input | Pin for low level reference voltage input to AD converter |
| P60 | 1 | I/O | Port 60: I/O port (with pull-up resistor) |
| TXD2 | | Output | Serial send data 2 |
| P61 | 1 | I/O | Port 61: I/O port (with pull-up resistor) |
| RXD2 | | Input | Serial receive data 2 |
| P62 | 1 | I/O | Port 62: I/O port (with pull-up resistor) |
| CTS2 | | Input | Serial data send enable 2 (Clear to send) |
| SCLK2 | | I/O | Serial clock I/O 2 |
| P63 | 1 | I/O | Port 63: I/O port (with pull-up resistor) |
| TXD3 | | Output | Serial send data 3 |
| P64 | 1 | I/O | Port 64: I/O port (with pull-up resistor) |
| RXD3 | | Input | Serial receive data 3 |
| P65 | 1 | I/O | Port 65: I/O port (with pull-up resistor) |
| CTS3 | | Input | Serial data send enable 3 (Clear to send) |
| SCLK3 | | I/O | Serial clock I/O 3 |
| P66 | 1 | I/O | Port 66: I/O port (with pull-up resistor) |
| TXD4 | | Output | Serial send data 4 |
| P67 | 1 | I/O | Port 67: I/O port (with pull-up resistor) |
| RXD4 | | Input | Serial receive data 4 |
| P70 | 1 | I/O | Port 70: I/O port (with pull-up resistor) |
| TI0 | | Input | Timer input 0: Timer 0 input |
| P71 | 1 | I/O | Port 71: I/O port (with pull-up resistor) |
| TO1 | | Output | Timer output 1: Timer 0 or 1 output |
| P72 | 1 | I/O | Port 72: I/O port (with pull-up resistor) |
| TO2 | | Output | PWM output 2: 8-bit PWM timer 2 output |
| P73 | 1 | I/O | Port 73: I/O port (with pull-up resistor) |
| TO3 | | Output | PWM output 3: 8-bit PWM timer 3 output |

Table 2.2.3 Name and Function in MCU Mode (3/4)

| Pin Name | Number of Pins | I/O | Function |
|------------|----------------|--------|--|
| P80 | 1 | I/O | Port 80: I/O port (with pull-up resistor) |
| TI4 | | Input | Timer input 4: Timer 4 count/capture trigger signal input |
| INT4 | | Input | Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge |
| P81 | 1 | I/O | Port 81: I/O port (with pull-up resistor) |
| TI5 | | Input | Timer input 5: Timer 4 count/capture trigger signal input |
| INT5 | | Input | Interrupt request pin 5: Interrupt request pin with rising edge |
| P82 | 1 | I/O | Port 82: I/O port (with pull-up resistor) |
| TO4 | | Output | Timer output 4: Timer 4 output pin |
| P83 | 1 | I/O | Port 83: I/O port (with pull-up resistor) |
| TO5 | | Output | Timer output 5: Timer 4 output pin |
| P84 | 1 | I/O | Port 84: I/O port (with pull-up resistor) |
| TI6 | | Input | Timer input 6: Timer 5 count/capture trigger signal input |
| INT6 | | Input | Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge |
| P85 | 1 | I/O | Port 85: I/O port (with pull-up resistor) |
| TI7 | | Input | Timer input 7: Timer 5 count/capture trigger signal input |
| INT7 | | Input | Interrupt request pin 7: Interrupt request pin with rising edge |
| P86 | 1 | I/O | Port 86: I/O port (with pull-up resistor) |
| TO6 | | Output | Timer output 6: Timer 5 output pin |
| P87 | 1 | I/O | Port 87: I/O port (with pull-up resistor) |
| INT0 | | Input | Interrupt request pin 0: Interrupt request pin with programmable level/rising edge |
| P90 | 1 | I/O | Port 90: I/O port (with pull-up resistor) |
| TXD0 | | Output | Serial send data 0 |
| P91 | 1 | I/O | Port 91: I/O port (with pull-up resistor) |
| RXD0 | | Input | Serial receive data 0 |
| P92 | 1 | I/O | Port 92: I/O port (with pull-up resistor) |
| CTS0 | | Input | Serial data send enable 0 (Clear to send) |
| SCLK0 | | I/O | Serial clock I/O 0 |
| P93 | 1 | I/O | Port 93: I/O port (with pull-up resistor) |
| TXD1 | | Output | Serial send data 1 |
| P94 | 1 | I/O | Port 94: I/O port (with pull-up resistor) |
| RXD1 | | Input | Serial receive data 1 |
| P95 | 1 | I/O | Port 95: I/O port (with pull-up resistor) |
| SCLK1 | | I/O | Serial clock I/O 1 |
| PA0 to PA5 | 6 | I/O | Port A0 to A5: I/O ports (Large current output) |
| PA6 | 1 | I/O | Port A6: I/O port |

Table 2.2.4 Name and Function in MCU Mode (4/4)

| Pin Name | Number of Pins | I/O | Function |
|-------------|----------------|--------------|--|
| PA7 | 1 | I/O | Port A7: I/O port |
| SCOUT | | Output | System clock output: Outputs system clock or 2 oscillation clock for synchronizing to external circuit. |
| WDTOUT | 1 | Output | Watchdog timer output pin |
| NMI | 1 | Input | Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program. |
| CLK | 1 | Output | Clock output: Outputs "System clock ÷ 2" clock. Pulled up during reset. Can be disabled for reducing noise. |
| ĒĀ | 1 | Input | Fixed to "1". |
| AM8/ AM16 | 1 | Input | Fixed to "1". |
| ALE | 1 | Output | Address latch enable |
| | | | (Can be disabled for reducing noise.) |
| RESET | 1 | Input | Reset: Initializes LSI. (with pull-up resistor) |
| X1/X2 | 2 | I/O | High-frequency oscillator connecting pin |
| XT1 | 1 | Input | Low-frequency oscillator connecting pin |
| P96 | | I/O | Port 96: I/O port (Open-drain output) |
| XT2 | 1 | Output | Low-frequency oscillator connecting pin |
| P97 | | I/O | Port 97: I/O port (Open-drain output) |
| TEST1/TEST2 | 2 | Output/Input | TEST1 should be connected with TEST2 pin. Do not connect to any other pins. |
| VCC | 3 | | Power supply pin |
| VSS | 3 | | GND pin (0 V) |
| AVCC | 1 | | Power supply pin for AD converter |
| AVSS | 1 | | GND pin for AD converter (0 V) |

Note: Built-in pull-up/pull-down resistors can be released from the pins other than the RESET pin by software.

2.3 PROM Mode

Table 2.3.1 Name and Function of PROM Mode

| Pin Function | Number of Pins | Input/ Output | Function | Pin Name (MCU mode) | | |
|--|----------------|------------------|---|---------------------|--|--|
| A7 to A0 | 8 | Input | | P27 to P20 | | |
| A15 to A8 | 8 | Input | Memory address of program | P17 to P10 | | |
| A16 | 1 | Input | | P33 | | |
| D7 to D0 | 8 | I/O | Memory data of program | P07 to P00 | | |
| CE | 1 | Input | Chip enable | P32 | | |
| ŌĒ | 1 | Input | Output enable | P30 | | |
| PGM | 1 | Input | Program control | P31 | | |
| VPP | 1 | Power supply | 12.75 V/5 V (Power supply of program) | ĒĀ | | |
| VCC | 4 | Power supply | 6.25 V/5 V | VCC, AVCC | | |
| VSS | 4 | Power supply | 0 V | VSS, AVSS | | |
| Pin Function | Number of Pins | Input/ Output | | | | |
| P34 | 1 | Input | Fix to low level (Security pin) | | | |
| RESET | 1 | Input | Fix to low level (PDOM mode) | | | |
| CLK | 1 | Input | Fix to low level (PROM mode) | | | |
| ALE | 1 | Output | Open | | | |
| X1 | 1 | Input | Self oscillation with resonator | | | |
| X2 | 1 | Output | Seli oscillation with resonator | | | |
| P42 to P40 P37 to P35 AM8/ AM16 | 7 | Input | Fix to high level | | | |
| TEST1, TEST2 | 2 | Input/ Output | TEST1 should be connected with TEST2 pind Do not connect to any other pins. | n. | | |
| P57 to P50 P67 to P60 P73 to P70 P87 to P80 P97 to P90 PA7 to PA0 VREFH VREFL NMI WDTOUT | 48 | I/O | Open | | | |

TOSHIBA TMP93PW46A

3. Operation

This section describes the functions and basic operational blocks of the TMP93PW46A.

The TMP93PW46A has PROM in place of the mask ROM which is included in the TMP93CW46A. The other configuration and functions are the same as the TMP93CW46A. Regarding the function of the TMP93PW46A, which is not described herein, see the TMP93CW46A.

The TMP93PW46A has two operational modes: MCU mode and PROM mode.

3.1 MCU Mode

(1) Mode setting and function

The MCU mode is set by releasing the CLK pin (Pin open). In the MCU mode, the operation is the same as TMP93CW46A.

(2) Memory map

The memory map of TMP93PW46A is the same as that of TMP93CW46A. The memory map in MCU mode is shown in Figure 3.2.1, and the memory map in PROM mode is shown in Figure 3.2.2.

3.2 Memory Map

Figure 3.2.1 and 3.2.2 are the memory map of the TMP93PW46A.




Figure 3.2.1 Memory Map in MCU Mode

Figure 3.2.2 Memory Map in PROM Mode

TOSHIBA

3.3 PROM Mode

(1) Mode setting and programming

PROM mode is set by setting the $\overline{\text{RESET}}$ and CLK pins to the "L" level. The programming and verification for the internal PROM is achieved by using a general PROM programmer with the adaptor socket.

1. OTP adaptor

BM11129: TMP93PW46AF adaptor

2. Setting OTP adaptor

Set the switch (SW1) to N side.

- 3. Setting PROM programmer
 - i) Set PROM type to TC571000D.

Size: 1 Mbits (128 K × 8 bits)

VPP: 12.75 V tpw: 100 μs

The electric signature mode (Hereinafter referred to as "signature") is not supported. Therefore using signature with PROM programmer applies voltage of 12.75 V to pin 9 (A9) of the address, and the device is damaged. Do not use signature.

ii) Transferring the data (Copy)

In TMP93PW46A, PROM is placed on addresses 00000H to 1FFFFH in PROM mode, and addresses 08000H to 27FFFH in MCU mode. Therefore data should be transferred to addresses 00000H to 1FFFFH in PROM mode using the object converter (tuconv) or the block transfer mode. (See instruction manual of PROM programmer.)

iii) Setting program address

Start address: 00000H End address: 1FFFFH

4. Programming

 $\label{program/verify} Program/verify\ according\ to\ the\ procedures\ of\ PROM\ programmer.$




Figure 3.3.1 PROM Mode Pin Setting

(2) Programming flow chart

The programming mode is set by applying 12.75 V (Programming voltage) to the VPP pin when the following pins are set as follows,

(V_{CC}: 6.25 V, RESET: "L" level, CLK: "L" level).

While address and data are fixed and \overline{CE} pin is set to "L" level, 0.1 ms of "L" level pulse is applied to \overline{PGM} pin to program the data.

Then the data in the address is verified.

If the programmed data is incorrect, another 0.1 ms pulse is applied to \overline{PGM} pin.

This programming procedure is repeated until correct data is read from the address (25 times maximum).

Subsequently, all data are programmed in all addresses.

The verification for all data is done under the condition of $V_{PP} = V_{CC} = 5 \text{ V}$ after all data were written.

Figure 3.3.2 shows the programming flowchart.

High speed program writing.




Figure 3.3.2 Flowchart

TOSHIBA

(3) Security bit

The TMP93PW46A has a security bit in PROM cell. If the security bit is programmed to "0", the content of the PROM is disable to be read in PROM mode.

How to program the security bit

- 1) Set the PROM mode.
- 2) Set the security pin (Port 34) to "1".
- 3) Set programming address to "00000H".
- 4) Set programming data to "FEH".

TOSHIBA TMP93PW46A

4. Electrical Characteristic

4.1 Maximum Ratings

"X" used in an expression shows a frequency of clock f_{FPH} selected by SYSCR1<SYSCK>. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is calculated at fc, gear = 1/fc (SYSCR1<SYSCK, GEAR2:0> = "0000").

| Parameter | Symbol | Rating | Unit |
|--|---------------------|--------------------------|------|
| Power supply voltage | Vcc | -0.5 to 6.5 | V |
| Input voltage | V_{IN} | -0.5 to $V_{CC} + 0.5$ | V |
| Output current (Per one pin), ports PA0 to PA5 | IO _{L1} | 20 | |
| Output current (Per one pin), excluding ports PA0 to PA5 | IO _{L2} | 2 | |
| Output current (Total of ports PA0 to PA5) | Σl _{OL1} | 80 | mA |
| Output current (Total) | ΣI_{OL} | 120 | |
| Output current (Total) | Σ lOH | - 80 | |
| Power dissipation (Ta = 85°C) | P_{D} | 600 | mW |
| Soldering temperature (10 s) | T _{SOLDER} | 260 | |
| Storage temperature | T _{STG} | -65 to 150 | °C |
| Operating temperature | T _{OPR} | -40 to 85 | |

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2) ($V_{SS} = 0 \text{ V}$, $Ta = -40 \text{ to } 85^{\circ}\text{C}$)

| | Parameter | Symbol | Condition | n | Min | Typ. (Note) | Max | Unit |
|-------------------|--|------------------|--|------------------|--|----------------------|--|----------|
| | wer supply voltage | | fc = 4 to 20 MHz | fc = 4 to 20 MHz | | | | |
| | $\begin{bmatrix} AV_{CC} = V_{CC} \\ AV_{SS} = V_{SS} \end{bmatrix}$ | V _{CC} | fc = 4 to 12.5 MHz | 34 kHz | 2.7 | | 5.5 | V |
| Ф | AD0 to AD15 | V _{IL} | $V_{CC} \ge 4.5 \text{ V}$ | | | | 0.8 | |
| Input low voltage | AD0 10 AD 13 | ۷IL | $V_{CC} < 4.5 \text{ V}$ | | | | 0.6 0.3 V _{CC} 0.25 V _{CC} 0.3 | |
| > | Port 2 to port A (except P87) | V_{IL1} | | | 0.3 | | 0.3 V _{CC} | |
| <u>8</u> | RESET, NMI, INTO | V_{IL2} | V _{CC} = 2.7 to 5.5 V | -0.0 | | 0.25 V _{CC} | | |
| Ibnt | EA , AM8/ AM16 | V_{IL3} | VCC = 2.7 to 5.5 v | | | | 5.5 0.8 0.6 0.3 V _{CC} 0.25 V _{CC} | |
| _= | X1 | V_{IL4} | | | | | | V |
| afe | AD0 to AD15 | ViH | $V_{CC} \ge 4.5 \text{ V}$ | | 2.2 | | | V |
| ltac | AD0 10 AD 15 | VIH | V_{CC} < 4.5 V | | 2.0 | | 5.5 0.8 0.6 0.3 V _{CC} 0.25 V _{CC} 0.3 0.2 V _{CC} | |
| high voltage | Port 2 to port A (except P87) | V _{IH1} | | | 0.7 V _{CC} | | V 102 | |
| hig | RESET, NMI, INTO | V _{IH2} | $V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ | | 0.75 V _{CC} | | vCC + 0.3 | |
| Input | EA , AM8/ AM16 | V _{IH3} | vCC = 2.7 to 5.5 v | | -0.3 -2.2 2.0 0.7 V _{CC} | | | |
| 드 | X1 | V _{IH4} | | | 0.8 V _{CC} | | 5.5 0.8 0.6 0.3 V _{CC} 0.25 V _{CC} 0.3 0.2 V _{CC} | |

Note: Typical values are for $Ta = 25^{\circ}C$ and $V_{CC} = 5$ V unless otherwise noted.

4.2 DC Characteristics (2/2) ($V_{SS} = 0 \text{ V}$, $Ta = -40 \text{ to } 85^{\circ}\text{C}$)

| Parameter | Symbol | Condition | Min | Typ. (Note 1) | Max | Unit |
|--|---------------------------|--|-------|---------------|------|------|
| Output low voltage | V _{OL} | $I_{OL} = 1.6 \text{ mA}$ (V _{CC} = 2.7 to 5.5 V) | | | 0.45 | V |
| Output low current (PA0 to PA5) | I _{OLA} | $V_{OL} = 1.0 \text{ V}$ ($V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$) | 10 | | | mA |
| Outside high codes | V _{OH1} | $I_{OH} = -400 \mu A$ (V _{CC} = 3 V ± 10%) | 2.4 | | | · V |
| Output high voltage | V _{OH2} | $I_{OH} = -400 \mu A$ (V _{CC} = 5 V ± 10%) | 4.2 | | | ľ |
| Darlington drive current (8 output pins max) | I _{DAR} (Note 2) | $V_{EXT} = 1.5 \text{ V}$ $R_{EXT} = 1.1 \text{ k}\Omega$ $(\text{Vcc} = 5 \text{ V} \pm 10\% \text{ only})$ | - 1.0 | | -3.5 | mA |
| Input leakage current | ILI | $0.0 \leq V_{IN} \leq V_{CC}$ | | 0.02 | ±5 | μА |
| Output leakage current | I _{LO} | $0.2 \leq V_{IN} \leq V_{CC} - 0.2$ | | 0.05 | ±10 | μΑ |
| Power down voltage (at STOP, RAM backup) | V _{STOP} | $V_{IL2} = 0.2 V_{CC},$ $V_{IH2} = 0.8 V_{CC}$ | 2.0 | | 6.0 | V |
| RESET pull-up resistor | P | $Vcc = 5 V \pm 10\%$ | 50 | | 150 | kΩ |
| RESET pull-up resistor | R _{RST} | $Vcc = 3 V \pm 10\%$ | 80 | | 200 | KS2 |
| Pin capacitance | C _{IO} | fc = 1 MHz | | | 10 | pF |
| Schmitt width RESET, NMI, INTO | V _{TH} | | 0.4 | 1.0 | | ٧ |
| Programmable | _ | $V_{CC} = 5 V \pm 10\%$ | 10 | | 80 | |
| Pull-down resistor | R _{KL} | V _{CC} = 3 V ± 10% | 30 | | 150 | |
| Programmable | _ | V _{CC} = 5 V ± 10% | 50 | | 150 | kΩ |
| Pull-up resistor | R _{KH} | V _{CC} = 3 V ± 10% | 100 | | 300 | 1 |
| NORMAL (Note 3) | | $V_{CC} = 5 \text{ V} \pm 10\%$ | | 35 | 42 | |
| RUN | 1 | fc = 20 MHz | | 30 | 37 | |
| IDLE2 | | | | 18 | 25 | 1 |
| IDLE1 | | | | 3.5 | 5 | ^ |
| NORMAL (Note 3) | | V _{CC} = 3 V ± 10% | | 11 | 16 | mA |
| RUN | 1 | fc = 12.5 MHz | | 9 | 13.5 | |
| IDLE2 | 1 | (Typ.: $V_{CC} = 3.0 \text{ V}$) | | 5.5 | 7.5 | 1 |
| IDLE1 | Icc | | | 1 | 1.5 | 1 |
| SLOW (Note 3) | | V _{CC} = 3 V ± 10% | | 35 | 50 | |
| RUN | 1 | fs = 32.768 kHz | | 28 | 42 | 1 |
| IDLE2 | 1 | (Typ.: $V_{CC} = 3.0 \text{ V}$) | | 20 | 33 | 1 |
| IDLE1 | 1 | | | 9 | 15 | μΑ |
| STOP | 1 | Ta ≤ 50°C | | | 10 | 1 |
| | | Ta ≤ 70°C V _{CC} = 2.7 to 5.5 V | | 0.2 | 20 | 1 |
| | | Ta ≤ 85°C | | 1 | 50 | 1 |

Note 1: Typical values are for Ta = 25° C and $V_{CC} = 5$ V unless otherwise noted.

Note 2: $I_{\mbox{\scriptsize DAR}}$ is guranteed for total of up to 8 ports.

4.3 AC Characteristics

(1) $V_{CC} = 5 V \pm 10\%$

| No. | Parameter | Cumbal | Vari | able | 16 N | ЛНz | 20 N | ИНz | Unit |
|-----|--|-------------------|-----------|------------|---------|-----|------|-----|-------|
| NO. | Parameter | Symbol | Min | Max | Min | Max | Min | Max | Offic |
| 1 | Osc. period (= x) | tosc | 50 ns | 33.3 μs | 62.5 ns | | 50 | | ns |
| 2 | CLK pulse width | t _{CLK} | 2x - 40 | | 85 | | 60 | | ns |
| 3 | A0 to A23 valid → CLK hold | t _{AK} | 0.5x - 20 | | 11 | | 5 | | ns |
| 4 | CLK valid → A0 to A23 hold | t _{KA} | 1.5x – 70 | | 24 | | 5 | | ns |
| 5 | A0 to A15 valid → ALE fall | t _{AL} | 0.5x – 15 | | 16 | | 10 | | ns |
| 6 | ALE fall → A0 to A15 hold | t _{LA} | 0.5x - 20 | | 11 | | 5 | | ns |
| 7 | ALE high pulse width | t _{LL} | x - 40 | | 23 | | 10 | | ns |
| 8 | ALE fall $\rightarrow \overline{RD} / \overline{WR}$ fall | T_{LC} | 0.5x - 25 | | 6 | | 0 | | ns |
| 9 | $\overline{RD}/\overline{WR}rise \to ALErise$ | t _{CL} | 0.5x - 20 | | 11 | | 5 | | ns |
| 10 | A0 to A15 valid → RD / WR fall | t _{ACL} | x – 25 | | 38 | | 25 | | ns |
| 11 | A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall | t _{ACH} | 1.5x - 50 | | 44 | | 25 | | ns |
| 12 | $\overline{\text{RD}}$ / $\overline{\text{WR}}$ rise \rightarrow A0 to A23 hold | T _{CA} | 0.5x - 25 | | 6 | | 0 | | ns |
| 13 | A0 to A15 valid \rightarrow D0 to D15 input | t _{ADL} | | 3.0x - 55 | | 133 | | 95 | ns |
| 14 | A0 to A23 valid \rightarrow D0 to D15 input | t _{ADH} | | 3.5x - 65 | | 154 | | 110 | ns |
| 15 | \overline{RD} fall \rightarrow D0 to D15 input | t _{RD} | | 2.0x - 60 | | 65 | | 40 | ns |
| 16 | RD low pulse width | t _{RR} | 2.0x - 40 | | 85 | | 60 | | ns |
| 17 | $\overline{\text{RD}}$ rise \rightarrow D0 to D15 hold | t _{HR} | 0 | | 0 | | 0 | | ns |
| 18 | \overline{RD} rise \rightarrow A0 to A15 output | t _{RAE} | x – 15 | | 48 | | 35 | | ns |
| 19 | WR low pulse width | t _{WW} | 2.0x - 40 | | 85 | | 60 | | ns |
| 20 | D0 to D15 valid $\rightarrow \overline{\text{WR}}$ rise | t _{DW} | 2.0x - 55 | | 70 | | 45 | | ns |
| 21 | $\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold}$ | t _{WD} | 0.5x - 15 | | 16 | | 10 | | ns |
| 22 | A0 to A23 valid $\rightarrow \overline{\text{WAIT}} \text{ input} \begin{bmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{bmatrix}$ | t _{AWH} | | 3.5x - 90 | | 129 | | 85 | ns |
| 23 | A0 to A15 valid $\rightarrow \overline{\text{WAIT}} \text{ input} \begin{bmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{bmatrix}$ | t _{AWL} | | 3.0x - 80 | | 108 | | 70 | ns |
| 24 | $\overline{RD} / \overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ hold } \begin{bmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{bmatrix}$ | t _{CW} | 2.0x + 0 | | 125 | | 100 | | ns |
| 25 | A0 to A23 valid → Port input | t _{APH} | | 2.5x – 120 | | 36 | | 5 | ns |
| 26 | A0 to A23 valid → Port hold | t _{APH2} | 2.5x + 50 | | 206 | | 175 | | ns |
| 27 | WR rise → Port valid | t _{CP} | | 200 | | 200 | | 200 | ns |
| 28 | A0 to A23 valid $\rightarrow \overline{RAS}$ fall | t _{ASRH} | 1.0x - 40 | | 23 | | 10 | | ns |
| 29 | A0 to A15 valid → RAS fall | t _{ASRL} | 0.5x – 15 | | 16 | | 10 | | ns |
| 30 | RAS fall → D0 to D15 input | t _{RAC} | | 2.5x - 70 | | 86 | | 55 | ns |
| 31 | \overline{RAS} fall \rightarrow A0 to A15 hold | t _{RAH} | 0.5x - 15 | | 16 | | 10 | | ns |
| 32 | RAS low pulse width | t _{RAS} | 2.0x - 40 | | 85 | | 60 | | ns |
| 33 | RAS high pulse width | t _{RP} | 2.0x - 40 | | 85 | | 60 | | ns |
| 34 | $\overline{\text{CAS}}$ fall $\rightarrow \overline{\text{RAS}}$ rise | t _{RSH} | 1.0x - 40 | | 23 | | 10 | | ns |
| 35 | $\overline{\text{RAS}}$ rise \rightarrow $\overline{\text{CAS}}$ rise | t _{RSC} | 0.5x - 25 | | 6 | | 0 | | ns |
| 36 | $\overline{\text{RAS}}$ fall $\rightarrow \overline{\text{CAS}}$ fall | t _{RCD} | 1.0x - 40 | | 23 | | 10 | | ns |
| 37 | CAS fall → D0 to D15 input | t _{CAC} | | 1.5x – 65 | | 29 | | 10 | ns |
| 38 | CAS low pulse width | t _{CAS} | 1.5x - 30 | | 64 | | 40 | | ns |

AC measuring conditions

- Output level: High 2.2 V/Low 0.8 V, CL = 50 pF (However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, R/ $\overline{\text{W}}$, CLK, $\overline{\text{RAS}}$, $\overline{\text{CASO}}$ to $\overline{\text{CAS2}}$)
- Input level: High 2.4 V/Low 0.45 V (AD0 to AD15) High $0.8 \times V_{CC}$ /Low $0.2 \times V_{CC}$ (except for AD0 to AD15)

(2) $V_{CC} = 3 V \pm 10\%$


| No. | Parameter | | Symbol | Vari | able | 12.5 | MHz | Unit |
|------|--|--|-------------------|------------|------------|------|-----|-------|
| INO. | raiailletei | | | Min | Max | Min | Max | Offic |
| 1 | Osc. period (= x) | tosc | 80 ns | 33.3 μs | 80 ns | | | |
| 2 | CLK pulse width | | tCLK | 2x - 40 | | 120 | | ns |
| 3 | A0 to A23 valid → CLK hold | | t _{AK} | 0.5x - 30 | | 10 | | ns |
| 4 | CLK valid → A0 to A23 hold | | t _{KA} | 1.5x - 80 | | 40 | | ns |
| 5 | A0 to A15 valid → ALE fall | | t _{AL} | 0.5x - 35 | | 5 | | ns |
| 6 | ALE fall \rightarrow A0 to A15 hold | | t_{LA} | 0.5x - 35 | | 5 | | ns |
| 7 | ALE high pulse width | | t _{LL} | x - 60 | | 20 | | ns |
| 8 | ALE fall $\rightarrow \overline{RD}/\overline{WR}$ fall | | tLC | 0.5x - 35 | | 5 | | ns |
| 9 | \overline{RD} / \overline{WR} rise \rightarrow ALE rise | | t _{CL} | 0.5x - 40 | | 0 | | ns |
| 10 | A0 to A15 valid $\rightarrow \overline{RD} / \overline{WR}$ fall | | t _{ACL} | x - 50 | | 30 | | ns |
| 11 | A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall | | t _{ACH} | 1.5x - 50 | | 70 | | ns |
| 12 | $\overline{\text{RD}}$ / $\overline{\text{WR}}$ rise \rightarrow A0 to A23 hold | | t _{CA} | 0.5x - 40 | | 0 | | ns |
| 13 | A0 to A15 valid \rightarrow D0 to D15 input | | t _{ADL} | | 3.0x - 110 | | 130 | ns |
| 14 | A0 to A23 valid \rightarrow D0 to D15 input | | t _{ADH} | | 3.5x – 125 | | 155 | ns |
| 15 | \overline{RD} fall \rightarrow D0 to D15 input | | t _{RD} | | 2.0x - 115 | | 45 | ns |
| 16 | RD low pulse width | | t _{RR} | 2.0x - 40 | | 120 | | ns |
| 17 | \overline{RD} rise \rightarrow D0 to D15 hold | | t _{HR} | 0 | | 0 | | ns |
| 18 | \overline{RD} rise \rightarrow A0 to A15 output | | t _{RAE} | x – 25 | | 55 | | ns |
| 19 | WR low pulse width | | t _{WW} | 2.0x - 40 | | 120 | | ns |
| 20 | D0 to D15 valid $\rightarrow \overline{\text{WR}}$ rise | | t _{DW} | 2.0x - 120 | | 40 | | ns |
| 21 | $\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold}$ | | t _{WD} | 0.5x - 40 | | 0 | | ns |
| 22 | A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input | $ \begin{bmatrix} ((1+N) \text{ WAIT} \\ \text{mode} \end{bmatrix} $ | t _{AWH} | | 3.5x - 130 | | 150 | ns |
| 23 | A0 to A15 valid $\rightarrow \overline{\text{WAIT}}$ input | $\begin{bmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{bmatrix}$ | t _{AWL} | | 3.0x - 100 | | 140 | ns |
| 24 | $\overline{\text{RD}}/\overline{\text{WR}}\text{fall} \to \overline{\text{WAIT}}\text{hold}$ | [(1 + N) WAIT] | t _{CW} | 2.0x + 0 | | 160 | | ns |
| 25 | A0 to A23 valid → Port input | | t _{APH} | | 2.5x - 195 | | 5 | ns |
| 26 | A0 to A23 valid → Port hold | | t _{APH2} | 2.5x + 50 | | 250 | | ns |
| 27 | \overline{WR} rise \rightarrow Port valid | | t _{CP} | | 200 | | 200 | ns |
| 28 | A0 to A23 valid $\rightarrow \overline{RAS}$ fall | | t _{ASRH} | 1.0x - 60 | | 20 | | ns |
| 29 | A0 to A15 valid $\rightarrow \overline{RAS}$ fall | | t _{ASRL} | 0.5x - 40 | | 0 | | ns |
| 30 | \overline{RAS} fall \rightarrow D0 to D15 input | | t _{RAC} | | 2.5x - 90 | | 110 | ns |
| 31 | RAS fall → A0 to A15 hold | | t _{RAH} | 0.5x - 25 | | 15 | | ns |
| 32 | RAS low pulse width | | t _{RAS} | 2.0x - 40 | | 120 | | ns |
| 33 | RAS high pulse width | | t _{RP} | 2.0x - 40 | | 120 | | ns |
| 34 | CAS fall → RAS rise | | t _{RSH} | 1.0x - 55 | | 25 | | ns |
| 35 | $\overline{RAS}\ rise \to \overline{CAS}\ rise$ | | t _{RSC} | 0.5x - 25 | | 15 | | ns |
| 36 | RAS fall → CAS fall | | t _{RCD} | 1.0x - 40 | | 40 | | ns |
| 37 | CAS fall→ D0 to D15 input | | t _{CAC} | | 1.5x – 120 | | 0 | ns |
| 38 | CAS low pulse width | | t _{CAS} | 1.5x - 40 | | 80 | | ns |

AC measuring conditions


• Output level: High $0.7 \times V_{CC}/Low \ 0.3 \times V_{CC}$, $CL = 50 \ pF$

• Input level: High $0.9 \times V_{CC}/Low \ 0.1 \times V_{CC}$

(1) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics ($V_{SS} = 0 \text{ V}$, $Ta = -40 \text{ to } 85^{\circ}\text{C}$, $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$)

| Parameter | Symbol | Power Supply | Min | Тур. | Max | Unit | |
|--|--|--|-----------------------|-----------------|-----------------------|------|--|
| Analog reference voltage (+) | V _{REFH} | $V_{CC} = 5 \text{ V} \pm 10\%$ | V _{CC} – 1.5 | V _{CC} | V _{CC} | | |
| Analog reference voltage (+) | VREFH | $V_{CC}=3~V\pm10\%$ | V _{CC} – 0.2 | V _{CC} | V _{CC} | | |
| Analog reference voltage (-) | V _{REFL} | $V_{CC}=5~V\pm10\%$ | V_{SS} | V _{SS} | V _{SS} + 0.2 | V | |
| Arialog reference voltage (-) | VREFL | $V_{CC}=3~V\pm10\%$ | V_{SS} | V _{SS} | V _{SS} + 0.2 | | |
| Analog input voltage range | V _{AIN} | V _{RE} | | | V _{REFH} | | |
| Analog current for analog | | $V_{CC}=5~V\pm10\%$ | | 0.5 | 1.5 | | |
| reference voltage <vrefon> = 1</vrefon> | I _{REF} (V _{REFL} = 0 V) | $V_{CC}=3~V\pm10\%$ | | 0.3 | 0.9 | mA | |
| <vrefon> = 0</vrefon> | | $V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ | | 0.02 | 5.0 | μΑ | |
| Error | | $V_{CC}=5~V\pm10\%$ | | ±1.0 | ±3.0 | LSB | |
| LIIUI | _ | $V_{CC}=3~V\pm10\%$ | | ±1.0 | ±3.0 | LOD | |

Note 1: $1LSB = (V_{REFH} - V_{REFL})/2^{10} [V]$

Note 2: Minimum operation frequency

The operation of the AD converter is guaranteed only when fc (High-frequency oscillator) is used. (It is not guaranteed when fs is used.) Additionally, it is guaranteed with $f_{\text{FPH}} \ge 4$ MHz.

Note 3: The value lcc includes the current which flows through AV_{CC} pin.

Note 4: Error excludes quantizing errors.

4.5 Serial Channel Timing (I/O interface mode)

(1) SCLK input mode

| Parameter | Symbol | Varia | 32.768 kHz (Note) | | 12.5 MHz | | 20 MHz | | |
|---|--------|-------------------------------|-----------------------------|---------|----------|---------|--------|--------|--------|
| | | Min | Max | Min | Max | Min | Max | Min | Max |
| SCLK cycle | tSCY | 16X | | 488 μs | | 1.28 µs | | 0.8 μs | |
| Output data → Rising edge of SCLK | toss | t _{SCY} /2 - 5X - 50 | | 91.5 μs | | 190 ns | | 100 ns | |
| SCLK rising edge \rightarrow Output data hold | tons | 5X – 100 | | 152 μs | | 300 ns | | 150 ns | |
| SCLK rising edge → Input data hold | tHSR | 0 | | 0 | | 0 | | 0 | |
| SCLK rising edge → Effective data input | tSRD | | t _{SCY} - 5X - 100 | | 336 μs | | 780 ns | | 450 ns |

(2) SCLK output mode

| Parameter | Symbol | | Variable | | 32.768 kHz ^(Note) | | MHz | 20 MHz | |
|--|--------|-----------------------------|-----------------------------|--------|------------------------------|---------|-----------|--------|----------|
| | | Min | Max | Min | Max | Min | Max | Min | Max |
| SCLK cycle (Programmable) | tscy | 16X | 8192X | 488 μs | 250 ms | 1.28 μs | 655.36 μs | 0.8 μs | 409.6 μs |
| Output data \rightarrow SCLK rising edge | toss | t _{SCY} - 2X - 150 | | 427 μs | | 970 ns | | 550 ns | |
| SCLK rising edge $ ightarrow$ Output data hold | tons | 2X – 80 | | 60 μs | | 80 ns | | 20 ns | |
| SCLK rising edge \rightarrow Input data hold | tHSR | 0 | | 0 | | 0 | | 0 | |
| SCLK rising edge → Effective data input | tSRD | | t _{SCY} - 2X - 150 | | 428 μs | | 970 ns | | 550 ns |

(3) SCLK input mode (UART mode)

| Parameter | Symbol | Varia | able | 32.76 | - | 12.5 N | ИНz | 20 M | 1Hz |
|-----------------------------|------------------|---------|------|--------|-----|--------|-----|--------|-----|
| | | Min | Max | Min | Max | Min | Max | Min | Max |
| SCLK cycle | t _{SCY} | 4X + 20 | | 122 μs | | 340 ns | | 220 ns | |
| SCLK Low level pulse width | tSCYL | 2X + 5 | | 6 μs | | 165 ns | | 105 ns | |
| SCLK High level pulse width | tscyh | 2X + 5 | | 6 μs | | 165 ns | | 105 ns | |

Note: When fs is used as system clock (f_{SYS}) or fs is used as input clock to prescaler.

4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)

| Parameter | Symbol | Vari | 12.5 | MHz | 20 MHz | | Unit | |
|------------------------------|-------------------|----------|------|-----|--------|-----|------|-------|
| | Symbol | Min | Max | Min | Max | Min | Max | Offic |
| Clock cycle | t _{VCK} | 8X + 100 | | 740 | | 500 | | ns |
| Low level clock pulse width | t _{VCKL} | 4X + 40 | | 360 | | 240 | | ns |
| High level clock pulse width | tvckh | 4X + 40 | | 360 | | 240 | | ns |

4.7 Interrupt and Capture

(1) \overline{NMI} , INT0 interrupt

| Parameter | Symbol | Vari | 12.5 | MHz | 20 N | Unit | | |
|----------------------------------|--------------------|------|------|-----|------|------|-----|-------|
| | | Min | Max | Min | Max | Min | Max | Offic |
| NMI, INTO low level pulse width | t _{INTAL} | 4X | | 320 | | 200 | | ns |
| NMI, INTO high level pulse width | tINTAH | 4X | | 320 | | 200 | | ns |

(2) INT4 to INT7 interrupt, capture


| Parameter | Svmbol | Vari | 12.5 | MHz | 20 MHz | | Unit | |
|-------------------------------------|--------------------|----------|------|-----|--------|-----|------|-------|
| | Symbol | Min | Max | Min | Max | Min | Max | Offic |
| INT4 to INT7 low level pulse width | t _{INTBL} | 4X + 100 | | 420 | | 300 | | ns |
| INT4 to INT7 high level pulse width | t _{INTBH} | 4X + 100 | | 420 | | 300 | | ns |

4.8 SCOUT Pin AC Characteristics


| Parameter | | Symbol | Variable | | 12.5 MHz | | 20 MHz | | Unit | |
|---------------------------|---------------------------------|--------|-----------|-----|----------|-----|--------|-----|-------|--|
| Faiaii | letei | Symbol | Min | Max | Min | Max | Min | Max | Offic | |
| High to level pulse width | $V_{CC} = 5 \text{ V} \pm 10\%$ | tagu | 0.5X – 10 | | 30 | | 15 | | ns | |
| High to level pulse width | $V_{CC}=3~V\pm10\%$ | tsch | 0.5X - 20 | | 20 | | ı | ı | 113 | |
| Low to level pulse width | $V_{CC} = 5~V \pm 10\%$ | too | 0.5X – 10 | | 30 | | 15 | | ns | |
| Low to level pulse width | $V_{CC} = 3 V \pm 10\%$ | tSCL | 0.5X - 20 | | 20 | | | - 1 | 110 | |

Measurement condition

• Output level: High 2.2 V/Low 0.8 V, CL = 10 pF




4.9 Timing Chart for I/O Interface Mode



Note: SCLK is reversed in SCLK input falling mode.

4.10 Timing Chart for Bus Request (BUSRQ)/Bus Acknowledge (BUSAK)



| Parameter | Symbol | Variable | | 12.5 MHz | | 20 MHz | | Unit |
|-------------------------------|------------------|----------|------------|----------|-----|--------|-----|-------|
| | | Min | Max | Min | Max | Min | Max | Offic |
| BUSRQ set to up time to CLK | t _{BRC} | 120 | | 120 | | 120 | | ns |
| CLK → BUSAK falling edge | tCBAL | | 1.5x + 120 | | 240 | | 195 | ns |
| CLK → BUSAK rising edge | tCBAH | | 0.5x + 40 | | 80 | | 65 | ns |
| Output buffer is off to BUSAK | t _{ABA} | 0 | 80 | 0 | 80 | 0 | 80 | ns |
| BUSAK to output buffer is on. | t _{BAA} | 0 | 80 | 0 | 80 | 0 | 80 | ns |

- Note 1: The bus will be released after the $\overline{\text{WAIT}}$ request is inactive, when the $\overline{\text{BUSRQ}}$ is set to "0" during "Wait" cycle.
- Note 2: This line only shows the output buffer is off to state.

It doesn't indicate the signal level is fixed.

Just after the bus is released, the signal level which is set before the bus is released is kept dynamically by the external capacitance. Therefore, to fix the signal level by an external resistor during bus releasing, designing is executed carefully because the level to fix will be delayed.

The internal programmable pull-up/pull-down resistor is switched active/non-active by an internal signal.

4.11 Read Operation in PROM Mode

DC/AC characteristics

 $Ta = 25 \pm 5^{\circ}C \ V_{CC} = 5 \ V \pm 10\%$

| Parameter | Symbol | Condition | Min | Max | Unit |
|---|------------------|-----------------------|------|---------------------------|------|
| V _{PP} read voltage | V_{PP} | _ | 4.5 | 5.5 | |
| Input high voltage (A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\overline{\text{PGM}}}$) | V _{IH1} | - | 2.2 | V _{CC} + 0.3 | V |
| Input low voltage (A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$) | V _{IL1} | - | -0.3 | 0.8 | |
| Address to output delay | tACC | $C_L = 50 \text{ pF}$ | _ | 2.25 T _{CYC} + α | ns |

 $T_{CYC} = 400 \text{ ns (10 MHz Clock)}$


4.12 Program Operation in PROM Mode

DC/AC characteristics

 $Ta = 25 \pm 5^{\circ}C \ V_{CC} = 6.25 \ V \pm 0.25 \ V$

| Parameter | Symbol | Condition | Min | Тур. | Max | Unit |
|--|-----------------|----------------------------|-------|-------|-----------------------|------|
| Programming supply voltage | V_{PP} | _ | 12.50 | 12.75 | 13.00 | |
| Input high voltage (D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$) | V _{IH} | ı | 2.6 | | V _{CC} + 0.3 | ٧ |
| Input low voltage (D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$) | V _{IL} | - | -0.3 | | 0.8 | |
| V _{CC} supply current | I _{CC} | fc = 10 MHz | - | | 50 | mA |
| V _{PP} supply current | I _{PP} | $V_{PP} = 13.00 \text{ V}$ | - | | 50 | IIIA |
| PGM program pulse width | t _{PW} | $C_L = 50 PF$ | 0.095 | 0.1 | 0.105 | ms |


4.13 Timing Chart of Read Operation in PROM Mode



 $[\]alpha = \text{200 ns}$

4.14 Timing Chart of Program Operation in PROM Mode

High-speed programming formula



- Note 1: The power supply of V_{PP} (12.75 V) must be turned on at the same time or the later time for a power supply of V_{CC} and must be clear power-on at the same time or early time for a power supply of V_{CC} .
- Note 2: The pull-up/pull-down device on condition of $V_{PP} = 12.75 \text{ V}$ suffers a damage for the device.
- Note 3: The maximum spec of VPP pin is 14.0 V. Be careful a overshoot at the programming.

TOSHIBA TMP93PW46A

5. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

