
								F	REVISI	ONS										
LTR					D	ESCR	IPTION	l					D	ATE (Y	R-MO-DA	۹)	APPROVED			
Α	Chan	ges in a	accorda	ance wit	h NOR	5962-	R234-9	4					94-07-14 Mon			onica L	. Poelk	ing		
В		levice t	ypes 03	3 and 04	4. Add	case c	outlines	N and	Y. Edit	torial ch	anges		96-09-03 Monica L. P			. Poelk	ing			
С	defini	tions, a	nd fund	ns for V ctional o	lescript	ions in								02-05-10			Thomas M. Hess			
D	Add case outline letter 4. – CFS										03-06-06				Thomas M. Hess					
E	Update boilerplate to current MIL-PRF-38535 requirements designator for case outline letter 4 in paragraph 1.2.4. — C									descrip	otive		08-07-15			Thomas M. Hess				
REV																				
SHEET																				
REV	Е	E	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е							
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27							
REV STATUS	3			REV	I	I	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREF	PARED Chri		r A. Ra	uch			DI					NTER			us	
STA MICR	NDA OCIR		•	CHE	CKED E		M. Hes	ss				_				O 432 cc.dla		990		
DR	AWIN	IG		APPF	ROVED Mc		. Poelki	ng		MICROCIRCUIT, DIGITAL, CHMOS SINGLE-CHIP, 8-BIT MICROCONTROLLER WITH 32K BYTES OF EPROM										
DEP	JSE BY ARTMEN	ALL NTS		DRAV	VING A	92-1	0-07	ATE					EMORY, MONOLITHI							
AND AGE DEPARTME				REVI	SION L	.EVEL E	Ξ			SIZE CAGE CODE A 67268		59	5962-91697							
A	AMSC N/A									SHEET 1 OF 27				,						

DSCC FORM 2233 APR 97

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents three product assurance class levels consisting of space application (device class V), high reliability (device classes M and Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	87C51FC or 87C51RC <u>1</u> /	High performance CHMOS single chip 8-bit microcontroller with 32K bytes user programmable EPROM
02	87C51FC-16 or 87C51RC-16 <u>1</u> /	High performance CHMOS single chip 8-bit microcontroller with 32K bytes user programmable EPROM
03	87C51FC	High performance CHMOS single chip 8-bit microcontroller with 32K bytes user programmable EPROM
04	87C51FC-16	High performance CHMOS single chip 8-bit microcontroller with 32K bytes user programmable EPROM

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
N	Certification and qualification to MIL-PRF-38535 with a nontraditional performance environment (encapsulated in plastic)
Q or V	Certification and qualification to MIL-PRF-38535

1/ Use of this die may require additional programming. Contact the device manufacturer for details.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835, JEDEC Publication 95, and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style	<u>Document</u>
M	GQCC1-J44	44	Ceramic chip carrier, J-leaded package <u>1</u> /	MIL-STD-1835
Т	See figure 1	44	Ceramic chip carrier,  J-leaded package 1/	
U	CQCC1-N44	44	Square chip carrier package 1/	MIL-STD-1835
Χ	GDIP1-T40 or CDIP2-T40	40	Dual-in-line package 1/	MIL-STD-1835
Z	See figure 1	44	Ceramic chip carrier, gullwing-leaded package 1/	
Υ	MS-018-AC	44	Plastic chip carrier, J-leaded	JEP 95
N	MS-011-AC	40	Plastic dual-in-line package	JEP 95
4	CQCC2-J44	44	Ceramic chip carrier, J-leaded package <u>2</u> /	MIL-STD-1835

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 3/ Storage temperature range	0.0 V dc to +13.0 V dc 0.5 V dc to +6.5 V dc 15 mA 1.5 W 4/
Case U, X, and M	
Case T, Z, and N Case Y	
Endurance	
Data retention	10 years, minimum
1.4 Recommended operating conditions.	
Supply voltage (V <sub>CC</sub> )	+5.0 V dc ±20%
Oscillator frequency	3.5 MHz to 16 MHz
Case operating temperature range (T <sub>C</sub> ):	FF0C to 140F0C F/
Device types 01 and 02  Device types 03 and 04	
Device types to and of	<del>4</del> 0 0 to 103 0 <u>o</u> i

5/ Case temperatures are instant on.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 3	

<sup>1/</sup> Lid shall be transparent to permit ultraviolet light erasure.

<sup>2/</sup> Non-windowed package.

<sup>3/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>4/</sup> Power dissipation based on package heat transfer limitations, not device power consumption.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://assist.daps.dla.mil/quicksearch/">http://assist.daps.dla.mil/quicksearch/</a> or <a href="http://assist.daps.dla.mil/quicksearch/">http:

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## ELECTRONICS INDUSTRIES ALLIANCE (EIA)

JEP 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of this document are available online at <a href="www.jedec.org/">www.jedec.org/</a> or from the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein and figure 1 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2 herein.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3 herein.
  - 3.2.4 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4 herein.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes N, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
- 3.11 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.5 herein.
- 3.11.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed in accordance with the specified pattern using the procedures and characteristics specified in 4.6 herein and table III.
- 3.11.3 <u>Verification and erasure of programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern using the procedures and characteristics specified in 4.6 and table III, or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD					
MICROCIRCUIT DRAWING					
<b>DEFENSE SUPPLY CENTER COLUMBUS</b>					

COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-91697
	REVISION LEVEL E	SHEET 5

	T	ſABLE I. <u>E</u>	Electrical performance of	<u>characteristic</u>	<u>s</u> .			
Test	Symbol	4.0	Conditions $\underline{1}/$ 0 V $\leq$ V <sub>CC</sub> $\leq$ 6.0 V V <sub>SS</sub> = 0.0 V s otherwise specified	Group A subgroups	Device type	Lim Min	nits Max	Unit
Input low voltage	V <sub>IL</sub>			1, 2, 3	All	-0.5 <u>2</u> /	0.2V <sub>CC</sub> -0.1	V
Input high voltage (except XTAL1, RST)	V <sub>IH</sub>			1, 2, 3	All	0.2V <sub>CC</sub> +0.9	V <sub>CC</sub> +0.5	V
Input high voltage (XTAL1, RST)	V <sub>IH1</sub>			1, 2, 3	All	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.5	V
Output low voltage (ports 1, 2, 3) <u>3</u> /	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 r	$I_{OL} = 100 \mu A  \underline{4}/$ $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 3.5 \text{ mA}$		All		0.3 0.45 1.0	V
Output low voltage (port 0, ALE, PSEN) <u>3</u> /	V <sub>OL1</sub>	I <sub>OL</sub> = 3.2 r	$I_{OL} = 200 \ \mu A  \underline{4/}$ $I_{OL} = 3.2 \ mA$ $I_{OL} = 7.0 \ mA$		All		0.3 0.45 1.0	V
Output high voltage (ports 1, 2, 3, ALE, PSEN)	V <sub>OH</sub>	I <sub>OH</sub> = -10 μA I <sub>OH</sub> = -30 μA I <sub>OH</sub> = -60 μA		1, 2, 3	All	V <sub>CC</sub> -0.3 V <sub>CC</sub> -0.7 V <sub>CC</sub> -1.5		V
Output high voltage (port 0, in external bus mode)	V <sub>OH1</sub>	$I_{OH} = -200$ $I_{OH} = -3.2$ $I_{OH} = -7.0$	2 mA	1, 2, 3	All	V <sub>CC</sub> -0.3 V <sub>CC</sub> -0.7 V <sub>CC</sub> -1.5		V
Logical 0 input current (ports 1, 2, and 3)	I <sub>IL</sub>	V <sub>IL</sub> = 0.45		1, 2, 3	All		-75	μА
Input leakage current (port 0)	ILI	0.45 V ≤ V	$V_{IN} \le V_{CC}$	1, 2, 3	All		±10	μА
Logical 1 to 0 transition current (ports 1, 2, 3)	I <sub>TL</sub>	V <sub>IN</sub> = 2.0	V	1, 2, 3	All		-750	μΑ
Power supply current	I <sub>cc</sub>	<u>6</u> / <u>7</u> /	Running at 16 MHz  Idle mode at 16 MHz  Power down mode	1, 2, 3	All		45 15 130	mA mA μA
RST pull-down resistor	R <sub>RST</sub>			1, 2, 3	All	40	225	kΩ
Pin capacitance <u>2</u> /	C <sub>IO</sub>	at 1.0 MH See 4.4.1		4	All		10	pF
Functional testing		V <sub>CC</sub> = 4.0 See 4.4.1		7, 8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 6

TABLE I. Electrical performance characteristics - Continued.							
Test	Symbol	Conditions 1/	Group A	Device	Lim	nits	Unit
		$4.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 6.0 \text{ V}$ $\text{V}_{\text{SS}} = 0.0 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max	
ALE pulse width	t <sub>LHLL</sub>	Load capacitance for port 0,	9, 10, 11	All	2t <sub>CLCL</sub> -40		ns
Address valid to ALE low	t <sub>AVLL</sub>	ALE/PROG and PSEN = 100 pF, load capacitance for	9, 10, 11	All	t <sub>CLCL</sub> -40		ns
Address hold after ALE low	t <sub>LLAX</sub>	all other outputs = 80 pF $\frac{8}{}$	9, 10, 11	All	t <sub>CLCL</sub> -30		ns
ALE low to valid instruction in	t <sub>LLIV</sub>	_	9, 10, 11	All		4t <sub>CLCL</sub> -100	ns
ALE low to PSEN low	t <sub>LLPL</sub>		9, 10, 11	All	t <sub>CLCL</sub> -30		ns
PSEN pulse width	t <sub>PLPH</sub>		9, 10, 11	All	3t <sub>CLCL</sub> -45		ns
PSEN low to valid instruction in	t <sub>PLIV</sub>		9, 10, 11	All		3t <sub>CLCL</sub> -105	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>		9, 10, 11	All	0		ns
Input instruction float after PSEN	t <sub>PXIZ</sub>		9, 10, 11	All		t <sub>CLCL</sub> -25	ns
Address to valid instruction in	t <sub>AVIV</sub>	1	9, 10, 11	All		5t <sub>CLCL</sub> -105	ns
PSEN low to address float	t <sub>PLAZ</sub>		9, 10, 11	All		10	ns
RD pulse width	t <sub>RLRH</sub>		9, 10, 11	All	6t <sub>CLCL</sub> -100		ns
WR pulse width ALE low	t <sub>WLWH</sub>		9, 10, 11	All	6t <sub>CLCL</sub> -100		ns
RD low to valid data in	t <sub>RLDV</sub>		9, 10, 11	All		6t <sub>CLCL</sub> -165	ns
Data hold after RD	t <sub>RHDX</sub>		9, 10, 11	All	0		ns
Data float after RD	t <sub>RHDZ</sub>		9, 10, 11	All		2t <sub>CLCL</sub> -60	ns
ALE low to valid data in	t <sub>LLDV</sub>	1	9, 10, 11	All		8t <sub>CLCL</sub> -150	ns
Address to valid data in	t <sub>AVDV</sub>	j	9, 10, 11	All		9t <sub>CLCL</sub> -165	ns
ALE low to $\overline{RD}$ or $\overline{WR}$ low	t <sub>LLWL</sub>		9, 10, 11	All	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
Address valid to WR low	t <sub>AVWL</sub>	]	9, 10, 11	All	4t <sub>CLCL</sub> -130		ns
Data valid before WR	t <sub>QVWX</sub>		9, 10, 11	All	t <sub>CLCL</sub> -50		ns
Data hold after WR	t <sub>WHQX</sub>		9, 10, 11	All	t <sub>CLCL</sub> -50		ns
Data valid to WR high	t <sub>QVWH</sub>		9, 10, 11	All	7t <sub>CLCL</sub> -150		ns
RD low to address float	t <sub>RLAZ</sub>		9, 10, 11	All		0	ns
RD or WR high to ALE high	t <sub>WHLH</sub>		9, 10, 11	All	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET <b>7</b>


TABLE I. <u>Electrical performance characteristics</u> – Continued.							
Test	Symbol	Conditions 1/	Group A	Device	Lin	nits	Unit
		$4.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 6.0 \text{ V}$ $\text{V}_{\text{SS}} = 0.0 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max	
Serial port clock cycle time	t <sub>XLXL</sub>	Serial port timing-shift	9, 10, 11	All	12t <sub>CLCL</sub>		ns
Output data setup to clock rising edge	t <sub>QVXH</sub>	register mode load capacitance = 80 pF	9, 10, 11	All	10t <sub>CLCL</sub> -133		ns
Output data hold after clock rising edge	t <sub>XHQX</sub>		9, 10, 11	All	2t <sub>CLCL</sub> -117		ns
Input data hold after clock rising edge	t <sub>XHDX</sub>		9, 10, 11	All	0		ns
Clock rising edge to input data valid	t <sub>XHDV</sub>		9, 10, 11	All		10t <sub>CLCL</sub> -133	ns
Oscillator frequency	1/t <sub>CLCL</sub>	External clock drive	9, 10, 11	01, 03	3.5	12	MHz
	<u>8</u> /			02, 04	3.5	16	
High time	t <sub>CHCX</sub>	]	9, 10, 11	All	20		ns
Low time	t <sub>CLCX</sub>	]	9, 10, 11	All	20		ns
Rise time 2/	t <sub>CLCH</sub>	]	9, 10, 11	All		20	ns
Fall time 2/	t <sub>CHCL</sub>		9, 10, 11	All		20	ns

- 1/ Case temperatures for devices 01, 02 are -55°C to +125°C, and for devices 03, 04 are -40°C to +85°C instant on. Unless otherwise specified, all test conditions shall be worst case condition. The supply voltage and operating temperature shall be as specified in section 1.4.
- 2/ Guaranteed to the limits specified in table I, if not tested.
- 3/ Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed conditions.

- 4/ Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1 to 0 transitions during bus operations. In applications where capacitance loading exceeds 100 pF, the noise pulse on the ALE signal may exceed 0.8 V. In these cases, it may be desirable to qualify ALE with Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
- 5/ Capacitive loading on ports 0 and 2 cause the V<sub>OL</sub> on ALE and PSEN to drop below the 0.9 V<sub>CC</sub> specification when the address lines are stabilizing.
- 6/ Minimum V<sub>CC</sub> for power down is 2.0 V.
- $\overline{2}/$  I<sub>CC</sub> is measured with all output pins and XTAL2 disconnected; XTAL1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5 ns, V<sub>IL</sub> = V<sub>SS</sub> + 0.5 V, V<sub>IH</sub> = V<sub>CC</sub> 0.5 V measured with  $\overline{EA}$  and RST connected to V<sub>CC</sub>. Idle and power down currents measured with  $\overline{EA}$  and RST connected to V<sub>SS</sub>. Power down currents measured with XTAL1 connected to V<sub>SS</sub>.
- 8/ Timings tested at 16 MHz only but guaranteed across the specified operating frequency range.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 8




# Case T

Coursels al	Inc	hes	Millim	neters	Notes
Symbol	Min	Max	Min	Max	Notes
Α	.060	.088	1.52	2.23	
A <sub>1</sub>	.157	.200	3.99	5.08	EPROM lid
A <sub>2</sub>	.102	.134	2.59	3.40	EPROM lid
A <sub>3</sub>	.055	.065	1.40	1.65	
В	.014	.018	0.35	0.46	
СР	.000	.004	0.00	0.10	
D	.640	.670	16.25	17.02	
D <sub>1</sub>	.500		12.70		
D <sub>2</sub>	.6	.600		.24	
E	.640	.670	16.25	17.02	
E <sub>1</sub>	.5	00	12	.70	
E <sub>2</sub>	.6	00	15.24		
е	.044	.056	1.12	1.42	
N	4	4	44		
R	.027	.033	0.69	0.84	

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 10



# Case Z

Cy made al	Inc	nes	Millim	neters	Notes
Symbol	Min	Max	Min	Max	Notes
Α	.060	.090	1.52	2.29	
A <sub>1</sub>	.157	.200	3.99	5.08	EPROM lid
A <sub>2</sub>	.102	.134	2.59	3.40	EPROM lid
A <sub>3</sub>	.055	.065	1.40	1.65	
В	.014	.018	0.35	0.46	
СР	.000	.004	0.00	0.10	
D	.716	.748	18.19	19.00	
D <sub>1</sub>	.5	.500		.70	
$D_2$	.640	.660	16.25	16.76	
E	.716	.748	18.19	19.00	
E <sub>1</sub>	.5	00	12.70		
E <sub>2</sub>	.640	.660	16.25	16.76	
е	.044	.056	1.12	1.42	
N	4	4	4	4	

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET <b>12</b>

Device types	All					
Case outlines		X, N				
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	P1.0 (T2)	21	P2.0 (A8)			
2	P1.1 (T2EX)	22	P2.1 (A9)			
3	P1.2 (EC1)	23	P2.2 (A10)			
4	P1.3 (CEX0)	24	P2.3 (A11)			
5	P1.4 (CEX1)	25	P2.4 (A12)			
6	P1.5 (CEX2)	26	P2.5 (A13)			
7	P1.6 (CEX3)	27	P2.6 (A14)			
8	P1.7 (CEX4)	28	P2.7 (A15)			
9	RESET	29	PSEN			
10	P3.0 (RXD)	30	ALE/PROG			
11	P3.1 (TXD)	31	EA N <sub>PP</sub>			
12	P3.2 ( <del>INT0</del> )	32	P0.7 (AD7)			
13	P3.3 ( <del>INT1</del> )	33	P0.6 (AD6)			
14	P3.4 (T0)	34	P0.5 (AD5)			
15	P3.5 (T1)	35	P0.4 (AD4)			
16	P3.6 ( WR )	36	P0.3 (AD3)			
17	P3.7 (RD)	37	P0.2 (AD2)			
18	XTAL2	38	P0.1 (AD1)			
19	XTAL1	39	P0.0 (AD0)			
20	$V_{SS}$	40	V <sub>CC</sub>			

FIGURE 2. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 13

Device types	All				
Case outlines		M, T, U, Y, Z, 4			
Terminal number	Terminal symbol	Terminal number	Terminal symbol		
1	V <sub>CC1</sub>	23	NC		
2	P1.0 (T2)	24	P2.0 (A8)		
3	P1.1 (T2EX)	25	P2.1 (A9)		
4	P1.2 (EC1)	26	P2.2 (A10)		
5	P1.3 (CEX0)	27	P2.3 (A11)		
6	P1.4 (CEX1)	28	P2.4 (A12)		
7	P1.5 (CEX2)	29	P2.5 (A13)		
8	P1.6 (CEX3)	30	P2.6 (A14)		
9	P1.7 (CEX4)	31	P2.7 (A15)		
10	RESET	32	PSEN		
11	P3.0 (RXD)	33	ALE/PROG		
12	NC	34	NC		
13	P3.1 (TXD)	35	EA N <sub>PP</sub>		
14	P3.2 (ĪNT0 )	36	P0.7 (AD7)		
15	P3.3 (ĪNT1)	37	P0.6 (AD6)		
16	P3.4 (T0)	38	P0.5 (AD5)		
17	P3.5 (T1)	39	P0.4 (AD4)		
18	P3.6 ( WR )	40	P0.3 (AD3)		
19	P3.7 (RD)	41	P0.2 (AD2)		
20	XTAL2	42	P0.1 (AD1)		
21	XTAL1	43	P0.0 (AD0)		
22	V <sub>SS</sub>	44	V <sub>CC</sub>		

NC = No Connection.


FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET <b>14</b>



DSCC FORM 2234 APR 97

## External data memory read cycle



# External program memory read cycle





FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 16

# External data memory read cycle



## External clock drive waveform






FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET <b>17</b>

Shift register mode timing waveforms



AC testing input Input, output waveforms



LUAD -

Float waveforms

V<sub>LOAD</sub> +0.1 V

V<sub>LOAD</sub> -0.1 V

TIMING

REFERENCE

POINTS


V<sub>OL</sub> +0.1 V

AC inputs during testing are driven at  $V_{\rm CC}-0.5~V$  for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at  $V_{\rm IH}$  minimum for a logic "1" and  $V_{\rm IL}$  maximum for a logic "0".

For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \geq \pm 20$  mA

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 18



Output	$R_L$	C <sub>L</sub>
Port 0, ALE, PSEN	1.2 KΩ	100 pF
All other outputs	2.4 ΚΩ	80 pF

## NOTES:

- All diodes are 1N914 or equivalent.
   C<sub>L</sub> includes tester and fixture capacitance.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET 19

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

### Margin test method A. 1/

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.11.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using  $V_M = +5.9 \text{ V}$  at  $+25^{\circ}\text{C}$  using loose timing (i.e.,  $T_{ACC} > 1 \text{ }\mu\text{s}$ ).
- (4) Perform dynamic burn-in (see 4.2.1a).
- (5) Margin at  $V_M = 5.9V$ .
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.11.1), except devices submitted for groups A, B, C and D testing.
- (8) Verify erasure (see 3.11.3).

# Marqin test method B. 2/

- (1) Program at +25°C, 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at  $V_M = 5.9 \text{ V}$ .
- (4) Erase (see 3.11.1).
- (5) Perform interim electrical tests in accordance with table II.
- (6) Program 100 percent of the bits and verify (see 3.11.3).
- (7) Perform burn-in (see 4.2a).
- (8) One-hundred percent test at +25°C (group A, subgroups 1 and 7).  $V_M = 5.9 \text{ V}$  with loose timing, apply PDA.
- (9) Perform remaining final electrical subgroups and group A testing.
- (10) Erase, devices may be submitted for groups B, C, and D at this time.
- (11) Verify erasure (see 3.11.3). Steps 1 through 4 are performed at wafer level.

- 1/ Devices must have a transparent lid.
- 2/ For solid lid packages, steps 1-3 only.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 20

## 4.2.2 Additional criteria for device classes N, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes N, Q, and V</u>. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

## 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C<sub>IO</sub> measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
- d. All devices, except devices using case outline letter 4, selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
- e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendor's test tape and shall be maintained and available from the approved source of supply.
- f. The devices using case outline letter 4 shall be tested for programmability and AC performance compliance to the requirements of group A, subgroups 9, 10, 11. Either of the two techniques below is acceptable.
  - (1) Testing the entire lot using additional built-in test circuitry which allows the manufacturer to verify programmability and AC performance without programming the user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 9, 10, 11, group A testing per the sampling plan specified in MIL-STD-883, method 5005.
  - (2) If such compliance cannot be tested on an un-programmed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted for programming. If more than 2 devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total failures allowable. (Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, 11. If more than 2 total devices fail, the lot shall be rejected. At the manufacturer's option, the sample shall be increased to 20 total devices with no more than 4 total device failures allowable.)

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 21

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
  - a. For devices using case outline letter 4, the programmability shall be verified per 4.4.1f herein.
  - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
    - a. Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
    - b.  $T_A = +125$ °C, minimum.
    - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes N, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	·	Subgroups n accordance wit PRF-38535, tabl	
	Device class M	Device class N	Device class Q	Device class V
Interim electrical parameters (see 4.2)	Class IVI	Class IV	Class Q	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	2, 8A, 10	2, 8A, 10
Group D end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	2, 8A, 10	2, 8A, 10
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroup 1.

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
  - a. For devices using case outline letter 4, the programmability shall be verified per 4.4.1f herein.

STANDARD  MICROCIRCUIT DRAWING  DEFENSE SUPPLY CENTER COLUMBUS  COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET <b>22</b>

<sup>2/</sup> PDA applies to subgroups 1 and 7.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Erasing procedure</u>. The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-s/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000  $\mu$ W/cm<sup>2</sup> rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.
- 4.6 <u>Programming procedures</u>. The programming characteristics in table III and the following procedures shall be used for programming the device:
  - a. Connect the device in the electrical configuration (see figure 5) for programming. The waveforms of figure 5 and programming characteristics of table III shall apply.
  - b. Initially and after each erasure, all bits are in high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.5).

TABLE III. EPROM programming and verification characteristics.

Parameter	Symbol	Conditions	Liı	nits	Unit
			Min	Max	1
Programming supply voltage	V <sub>PP</sub>	EPROM programming and	12.5	13.0	V
Programming supply current	I <sub>PP</sub>	verification characteristics		75	mA
Oscillator frequency	1/t <sub>CLCL</sub>	See figure 5 T <sub>A</sub> = 21°C to 27°C	4	6	MHz
Address setup to PROG low 1/	t <sub>AVGL</sub>	$V_{CC} = 5.0 \text{ V} \pm 0.25 \text{ V}$ $V_{SS} = 0.0 \text{ V}$	48t <sub>CLCL</sub>		ns
Address hold after PROG 1/	t <sub>GHAX</sub>	V <sub>SS</sub> = 0.0 V	48t <sub>CLCL</sub>		ns
Data setup to PROG low 1/	t <sub>DVGL</sub>		48t <sub>CLCL</sub>		ns
Data hold after PROG 1/	t <sub>GHDX</sub>		48t <sub>CLCL</sub>		ns
P2.7 (enable) high to V <sub>PP</sub> <u>1</u> /	t <sub>ENSH</sub>		48t <sub>CLCL</sub>		ns
V <sub>PP</sub> setup to PROG low 1/	t <sub>SHGL</sub>		10		μs
V <sub>PP</sub> hold after PROG <u>1</u> /	t <sub>GHSL</sub>		10		μS
PROG width 1/	t <sub>GLGH</sub>		90	110	μS
Address to data valid 1/	t <sub>AVQV</sub>			48t <sub>CLCL</sub>	μs
Enable low to data valid 1/	t <sub>ELQV</sub>			48t <sub>CLCL</sub>	μS
Data float after enable 1/	t <sub>EHQZ</sub>		0	48t <sub>CLCL</sub>	μS
PROG high to PROG low	t <sub>GHGL</sub>		10		μS

1/ Guaranteed to the limits specified in table III, if not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 23





FIGURE 5. EPROM programming waveforms and configuration.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET <b>24</b>



P2.6 18 XTAL2 CONTROL SIGNALS 17 P3.7 4 TO 6 MHz 16 P3.6 P3.3 13 19 XTAL1 20  $^{\rm v}$ ss RST

27

FIGURE 5. EPROM programming waveforms and configuration - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET <b>25</b>

## 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

Symbol	Туре	Functional description
V <sub>SS</sub>	I	Ground: 0V reference.
V <sub>CC</sub>	I	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0 - P0.7	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the device. External pull-ups are required during program verification.
P1.0 - P1.7	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification.
P2.0 - P2.7	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See Electrical Characteristics: $I_{\rm IL}$ ). Port2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that uses 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that uses 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 special function register.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET <b>26</b>

Symbol	Type	Functional description
P3.0 - P3.7	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull ups. Port 3 pins that have 1s written to them are pulled high by the internal pull ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the device family, as listed below:
	1	RxD (P3.0): Serial input port
	0	TxD (P3.1): Serial output port
	1	NT0 (P3.2) External interrupt
	1	INT1 (P3.3): External interrupt
	1	T0 (P3.4): Timer 0 external input
	1	T1 (P3.5): Timer 1 external input
	0	WR (P3.6): External data memory write strobe
	0	RD (P3.7): External data memory read strobe
RST	I	Reset: A high on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{\rm SS}$ permits a power-on reset using only an external capacitor to $V_{\rm CC}$ .
ALE/PROG	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from external program memory, $\overrightarrow{PSEN}$ is activated twice each machine cycle, except that two $\overrightarrow{PSEN}$ activations are skipped during each access to external data memory. $\overrightarrow{PSEN}$ is not activated during fetches from internal program memory.
EA /V <sub>PP</sub>	I	External Access Enable/Programming Supply Voltage: $\overline{EA}$ must be externally held low to enable the device to fetch code from external program memory locations 0000H through 0FFFH. If $\overline{EA}$ is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.
XTAL1	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	0	Crystal 2: Output from the inverting oscillator amplifier.

# 6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes N, Q, and V</u>. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-91697
		REVISION LEVEL E	SHEET <b>27</b>

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-07-15

Approved sources of supply for SMD 5962-91697 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/Smcr/">http://www.dscc.dla.mil/Programs/Smcr/</a>.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9169701MMA	0C7V7	87C51RC/BMA <u>4</u> /
	<u>3</u> /	87C51FC/BMA
5962-9169701MTA	<u>3</u> /	MT87C51FC
5962-9169701MUA	<u>3</u> /	MR87C51FC
5962-9169701MXA	0C7V7	87C51RC/BQA <u>4</u> /
	<u>3</u> /	MD87C51FC
5962-9169701MZA	<u>3</u> /	MZ87C51FC
5962-9169701M4A	0C7V7	87C51RC/B4A <u>4</u> /
5962-9169701NNA	<u>3</u> /	87C51FC/CN40A
5962-9169701NYA	<u>3</u> /	87C51FC/CA44A
5962-9169702MMA	0C7V7	87C51RC-16/BMA <u>4</u> /
	<u>3</u> /	87C51FC-16/BMA
5962-9169702MTA	<u>3</u> /	MT87C51FC-16
5962-9169702MUA	<u>3</u> /	MR87C51FC-16
5962-9169702MXA	0C7V7	87C51RC-16/BQA <u>4</u> /
	<u>3</u> /	MD87C51FC-16
5962-9169702MZA	<u>3</u> /	MZ87C51FC-16
5962-9169702M4A	0C7V7	87C51RC-16/B4A <u>4</u> /
5962-9169702NNA	<u>3</u> /	87C51FC-16/CN40A
5962-9169702NYA	<u>3</u> /	87C51FC-16/CA44A
5962-9169703NNA	<u>3</u> /	87C51FC/IN40A
5962-9169703NYA	<u>3</u> /	87C51FC/IA44A
5962-9169704NNA	<u>3</u> /	87C51FC-16/IN40A
5962-9169704NYA	<u>3</u> /	87C51FC-16/IA44A

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>Z</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.
- 4/ Use of this die may require additional programming. Contact manufacturer for details.

Vendor CAGEVendor namenumberand address

0C7V7

QP Semiconductor 2954 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.