











Instruments

SLUSAH7B - SEPTEMBER 2011-REVISED APRIL 2018

**TPS84320** 


# TPS84320 4.5-V to 14.5-V Input, 3-A Synchronous Buck, Integrated Power Solution

## **FEATURES**

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- Efficiencies Up To 95%
- Wide-Output Voltage Adjust 0.8 V to 5.5 V, with 1% Reference Accuracy
- Optional Split Power Rail Allows Input Voltage Down to 1.6 V
- Adjustable Switching Frequency (330 kHz to 780 kHz)
- Synchronizes to an External Clock
- Adjustable Slow-Start
- Output Voltage Sequencing / Tracking
- **Power Good Output**
- Programmable Undervoltage Lockout (UVLO)
- Overcurrent Protection Hiccup-Mode
- Over Temperature Protection
- Pre-bias Output Start-up
- Operating Temperature Range: -40°C to 85°C
- Enhanced Thermal Performance: 13°C/W
- Meets EN55022 Class B Emissions
- For Design Help Including SwitcherPro™ visit http://www.ti.com/TPS84320

## **APPLICATIONS**

- **Broadband & Communications Infrastructure**
- Automated Test and Medical Equipment
- Compact PCI / PCI Express / PXI Express
- DSP and FPGA Point of Load Applications
- High Density Distributed Power Systems




#### 3 DESCRIPTION

The TPS84320RUQ is an easy-to-use integrated power solution that combines a 3-A DC/DC converter with power MOSFETs, an inductor, and passives into a low profile, BQFN package. This total power solution allows as few as 3 external components and eliminates the loop compensation and magnetics design process.

The 9x15x2.8 mm BQFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design with up to 95% efficiency and excellent power dissipation with a thermal impedance of 13°C/W junction to ambient. The device delivers the full 3-A rated output current at 85°C ambient temperature without airflow.

The TPS84320 offers the flexibility and the featureset of a discrete point-of-load design and is ideal for powering performance DSPs and FPGAs. Advanced packaging technology afford a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

#### SIMPLIFIED APPLICATION





#### Table 1. ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

## 4 Specifications

## 4.1 ABSOLUTE MAXIMUM RATINGS(1)

over operating temperature range (	unless otherwise noted)		
		VALUE	UNIT
	VIN	-0.3 to 16	V
	PVIN	-0.3 to 16	V
	INH/UVLO	-0.3 to 6	V
January Walter and	VADJ	-0.3 to 3	V
Input Voltage	PWRGD	-0.3 to 6	V
	SS/TR	-0.3 to 3	V
	STSEL	-0.3 to 3	V
	RT/CLK	-0.3 to 6	V
Output Mallana	PH	-1 to 20	V
Output Voltage	PH 10ns Transient	-3 to 20	V
V <sub>DIFF</sub> (GND to exposed thermal part	d)	-0.2 to 0.2	V
Source Current	RT/CLK	±100	μΑ
Source Current	PH	Current Limit	Α
	PH	Current Limit	Α
Sink Current	PVIN	Current Limit	Α
	PWRGD	-0.1 to 5	mA
Operating Junction Temperature		-40 to 125 <sup>(2)</sup>	°C
Storage Temperature	-65 to 150	°C	
Peak Reflow Case Temperature (3)	245	°C	
Maximum Number of Reflows Allov	3		
Mechanical Shock Mil-S	TD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted	1500	G
Mechanical Vibration Mil-S	TD-883D, Method 2007.2, 20-2000Hz	20	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the temperature derating curves in the Typical Characteristics section for thermal information.
- (3) For soldering specifications, refer to the Soldering Requirements for BQFN Packages application note.
- (4) Devices with a date code prior to week 14 2018 (1814) have a peak reflow case temperature of 240°C with a maximum of one reflow.

#### 4.2 THERMAL INFORMATION

		TPS84320	
	THERMAL METRIC <sup>(1)</sup>	RUQ47	UNIT
		47 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	13	
ΨЈТ	Junction-to-top characterization parameter (3)	2.5	°C/W
ΨЈВ	Junction-to-board characterization parameter (4)	5	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance, θ<sub>JA</sub>, applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces θ<sub>JA</sub>.
- (3) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> \* Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> \* Pdis + T<sub>B</sub>; where Pdis is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

Product Folder Links: TPS84320

Submit Documentation Feedback



## 4.3 PACKAGE SPECIFICATIONS

	UNIT	
Weight		1.26 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	40.1 MHrs



## 4.4 ELECTRICAL CHARACTERISTICS

Over -40°C to 85°C free-air temperature, PVIN = VIN = 12 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 3A,  $C_{IN1}$  = 2x 22  $\mu$ F ceramic,  $C_{IN2}$  = 68  $\mu$ F poly-tantalum,  $C_{OUT1}$  = 4x 47  $\mu$ F ceramic (unless otherwise noted)

	PARAMETER	1	EST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>OUT</sub>	Output current	T <sub>A</sub> = 85°C, natural convection			0		3	Α
VIN	Input bias voltage range	Over I <sub>OUT</sub> range			4.5		14.5	V
PVIN	Input switching voltage range	Over I <sub>OUT</sub> range			1.6 <sup>(1)</sup>		14.5	V
		VIN = increasing				4.0	4.5	
UVLO	VIN Undervoltage lockout	VIN = decreasing			3.5	3.85		V
V <sub>OUT(adj)</sub>	Output voltage adjust range	Over I <sub>OUT</sub> range			0.8		5.5	V
	Set-point voltage tolerance	T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 0A					±1.0% <sup>(2)</sup>	
	Temperature variation	-40°C ≤ T <sub>A</sub> ≤ +85°C, I <sub>OUT</sub>	= 0A			±0.3%		
$V_{OUT}$	Line regulation	Over PVIN range, T <sub>A</sub> = 25	5°C, I <sub>OUT</sub> = 0A			±0.1%		
	Load regulation	Over I <sub>OUT</sub> range, T <sub>A</sub> = 25°	С			±0.1%		
	Total output voltage variation	Includes set-point, line, lo	ad, and temperature va	riation			±1.5% <sup>(2)</sup>	
		·	Vol	T = 5V, f <sub>SW</sub> = 780kHz		91.5 %		
			V <sub>OUT</sub>	= 3.3V, f <sub>SW</sub> = 630kHz		89.0 %		
		PVIN = VIN = 12 V	V <sub>OUT</sub>	= 2.5V, f <sub>SW</sub> = 480kHz		86.9 %		
		I <sub>O</sub> = 1.5 A	V <sub>OUT</sub>	= 1.8V, f <sub>SW</sub> = 480kHz		85.2 %		
				= 1.2V, f <sub>SW</sub> = 480kHz		82.1 %		
η	Efficiency		V <sub>OUT</sub>	= 0.8V, f <sub>SW</sub> = 330kHz		78.7 %		
		PVIN = VIN = 5 V		= 3.3V, f <sub>SW</sub> = 630kHz		93.3 %		
		I <sub>O</sub> = 1.5 A	V <sub>OUT</sub>	= 2.5V, f <sub>SW</sub> = 480kHz		91.4 %		
				= 1.8V, f <sub>SW</sub> = 480kHz		88.8 %		
				= 1.2V, f <sub>SW</sub> = 480kHz		85.2 %		
				= 0.8V, f <sub>SW</sub> = 330kHz		81.8 %		
	Output voltage ripple	20 MHz bandwith	50.			35		$mV_{PP}$
I <sub>LIM</sub>	Overcurrent threshold					5.8		Α
		Recove				190		μs
	Transient response	1.0 A/µs load step from 50 to 100% I <sub>OUT(max)</sub>		V <sub>OUT</sub> over/undershoot		35		mV
V <sub>INH-H</sub>		Inhibit High Voltage			1.30		Open (3)	
V <sub>INH-L</sub>	Inhibit Control	Inhibit Low Voltage			-0.3		1.05	V
	INH Input current	INH < 1.1 V				-1.15		μА
	INH Hysteresis current	INH > 1.26 V				-3.4		μА
I <sub>I(stby)</sub>	Input standby current	INH pin to AGND				2	4	μA
				Good		94%		
	DWDOD TI	V <sub>OUT</sub> rising		Fault		109%		
Power Good	PWRGD Thresholds			Fault		91%		
Good		V <sub>OUT</sub> falling		Good		106%		
	PWRGD Low Voltage	I(PWRGD) = 2 mA					0.3	V
f <sub>SW</sub>	Switching frequency	Over VIN and I <sub>OUT</sub> ranges, RT/CLK pin OPEN			270	330	390	kHz
f <sub>CLK</sub>	Synchronization frequency				330		780	kHz
V <sub>CLK-H</sub>	CLK High-Level Threshold	0.14.0			2.0		5.5	V
V <sub>CLK-L</sub>	CLK Low-Level Threshold	CLK Control					0.8	V
D <sub>CLK</sub>	CLK Duty cycle				20%		80%	
	T. 101 .1	Thermal shutdown			160	175		°C
Thermal Shutdown		Thermal shutdown hyster	esis			10		°C

The minimum PVIN voltage is 1.6V or  $(V_{OUT} + 0.7V)$ , whichever is greater. VIN must be greater than 4.5V.

Product Folder Links: TPS84320

Submit Documentation Feedback

The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external  $\mathsf{R}_\mathsf{SET}$  resistor.

This control pin has an internal pullup. If this pin is left open circuit, the device operates when input power is applied. A small lowleakage (<300 nA) MOSFET is recommended for control. See the application section for further guidance.



## **ELECTRICAL CHARACTERISTICS (continued)**

Over -40°C to 85°C free-air temperature, PVIN = VIN = 12 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 3A,  $C_{IN1}$  = 2x 22  $\mu$ F ceramic,  $C_{IN2}$  = 68  $\mu$ F poly-tantalum,  $C_{OUT1}$  = 4x 47  $\mu$ F ceramic (unless otherwise noted)


- 1141	r									
	PARAMETER TEST CONDITIONS			TYP	MAX	UNIT				
C <sub>IN</sub> External input capacitance	Ceramic	22 (4)								
	External input capacitance	Non-ceramic	68 <sup>(4)</sup>			μF				
C <sub>OUT</sub> E		Ceramic	200 (5)		1500					
	External output capacitance	Non-ceramic			5000	μF				
		Equivalent series resistance (ESR)			35	mΩ				

- (4) A minimum of 68μF of polymer tantalum and/or ceramic external capacitance is required across the input (VIN and PGND connected) for proper operation. Locate the capacitor close to the device. See Table 7 for more details. When operating with split VIN and PVIN rails, place 4.7μF of ceramic capacitance directly at the VIN pin to PGND.
- (5) The amount of required output capacitance varies depending on the output voltage (see Table 5). The amount of required capacitance must include ceramic capacitance. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 5 and Table 7 more details.



## **5 DEVICE INFORMATION**

## **FUNCTIONAL BLOCK DIAGRAM**





## **Table 2. PIN DESCRIPTIONS**


TERMINAL NO.		DESCRIPTION						
		DESCRIPTION						
	1							
AGND —	2	Zero VDC reference for the analog control circuitry. Connect AGND to PGND at a single point. Connect near						
	34	the output capacitors. See Figure 43 for a recommended layout.						
_	45							
	8	Inhibit and UVLO adjust pin. Use an open drain or open collector output logic to control the INH function. A						
INH/UVLO	9	resistor divider between this pin, AGND and VIN adjusts the UVLO voltage. Tie both pins together when using this control.						
	3							
_	4							
_	5							
_	15							
_	16							
_	18							
DNC	19	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These						
_	20	pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.						
_	22							
_	23							
_	30							
	31							
_	32							
	36							
PGND	37	Common ground connection for the PVIN, VIN, and VOUT power connections. See Figure 43 for a recommended layout.						
	38	recommended layout.						
	10							
_	11							
	12							
PH	13	Phase switch node. These pins should be connected to a small copper island under the device for thermal relief. Do not place any external component on this pin or tie it to a pin of another function.						
	14	Teller. Be not place any external component on this pin of the it to a pin of another function.						
_	17							
	46							
PWRGD	33	Power good fault pin. Asserts low if the output voltage is low. A pull-up resistor is required.						
	39							
PVIN	40	Input switching voltage. This pin supplies voltage to the power switches of the converter. See Figure 43 for a recommended layout.						
	41	Toodinnonded layout.						
RT/CLK	35	This pin automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device. In CLK mode, the device synchronizes to an external clock.						
SENSE+	44	Remote sense connection. Connect this pin to VOUT at the load for improved regulation. This pin must be connected to VOUT at the load, or at the module pins.						
SS/TR	6	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.						
STSEL	7	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor with a SS interval of approximately 1.1 ms. Leave this pin open to enable the TR feature.						
VADJ	43	Connecting a resistor between this pin and AGND sets the output voltage.						
VIN	42	Input bias voltage pin. Supplies the control circuitry of the power converter. See Figure 43 for a recommended layout.						



## Table 2. PIN DESCRIPTIONS (continued)


TER	MINAL	DESCRIPTION			
NAME	NO.	DESCRIPTION			
	21				
	24				
	25				
VOLIT	26	Outside where Connect autside connections had used these piece and DCND			
VOUT	27	Output voltage. Connect output capacitors between these pins and PGND.			
	28				
	29				
	47				

#### RUQ PACKAGE 47 PINS (TOP VIEW)





## 6 TYPICAL CHARACTERISTICS (PVIN = VIN = 12 V) (1) (2)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 4.


Product Folder Links: TPS84320

Copyright © 2011–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS


# 7 TYPICAL CHARACTERISTICS (PVIN = VIN = 5 V) (1) (2)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 6, Figure 7, and Figure 8.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 9.



# 8 TYPICAL CHARACTERISTICS (PVIN = 12 V, VIN = 5 V) (1) (2)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 11, Figure 12, and Figure 13.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 14.

Product Folder Links: TPS84320

Copyright © 2011–2018, Texas Instruments Incorporated

Submit Documentation Feedback

(1)



#### 9 APPLICATION INFORMATION

#### 9.1 ADJUSTING THE OUTPUT VOLTAGE

The VADJ control sets the output voltage of the TPS84320. The output voltage adjustment range is from 0.8V to 5.5V. The adjustment method requires the addition of  $R_{SET}$ , which sets the output voltage, the connection of SENSE+ to VOUT, and in some cases  $R_{RT}$  which sets the switching frequency. The  $R_{SET}$  resistor must be connected directly between the VADJ (pin 43) and AGND (pin 45). The SENSE+ pin (pin 44) must be connected to VOUT either at the load for improved regulation or at VOUT of the module. The  $R_{RT}$  resistor must be connected directly between the RT/CLK (pin 35) and AGND (pin 34).

Table 3 gives the standard external  $R_{\text{SET}}$  resistor for a number of common bus voltages, along with the required  $R_{\text{RT}}$  resistor for that output voltage. For other output voltages, the value of the required resistor can either be calculated using Equation 1, or selected from the values given in Table 4.

Table 3. Standard R<sub>SET</sub> Resistor Values for Common Output Voltages

RESISTORS	OUTPUT VOLTAGE V <sub>OUT</sub> (V)							
	0.8	1.0	1.2	1.5	1.8	2.5	3.3	5.0
R <sub>SET</sub> (kΩ)	open	5.76	2.87	1.62	1.13	0.665	0.453	0.267
R <sub>RT</sub> (kΩ)	open	open	324	324	324	324	158	105

$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.8}\right) - 1\right)} \left(k\Omega\right)$$

Table 4. Standard R<sub>SET</sub> Resistor Values

	Table 4. Standard NSET Nesistor Values										
V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>SW</sub> (kHz)	V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>SW</sub> (kHz)				
0.8	open	open	330	3.2	0.475	191	580				
0.9	11.3	open	330	3.3	0.453	158	630				
1.0	5.76	open	330	3.4	0.442	158	630				
1.1	3.83	open	330	3.5	0.422	158	630				
1.2	2.87	324	480	3.6	0.402	158	630				
1.3	2.26	324	480	3.7	0.392	158	630				
1.4	1.91	324	480	3.8	0.374	137	680				
1.5	1.62	324	480	3.9	0.365	137	680				
1.6	1.43	324	480	4.0	0.357	137	680				
1.7	1.27	324	480	4.1	0.348	137	680				
1.8	1.13	324	480	4.2	0.332	118	730				
1.9	1.02	324	480	4.3	0.324	118	730				
2.0	0.953	324	480	4.4	0.316	118	730				
2.1	0.866	324	480	4.5	0.309	118	730				
2.2	0.806	324	480	4.6	0.301	118	730				
2.3	0.750	324	480	4.7	0.294	118	730				
2.4	0.715	324	480	4.8	0.287	105	780				
2.5	0.665	324	480	4.9	0.280	105	780				
2.6	0.634	237	530	5.0	0.267	105	780				
2.7	0.604	237	530	5.1	0.267	105	780				
2.8	0.562	237	530	5.2	0.261	105	780				
2.9	0.536	237	530	5.3	0.255	105	780				
3.0	0.511	191	580	5.4	0.249	105	780				
3.1	0.499	191	580	5.5	0.243	105	780				

Product Folder Links: TPS84320

Submit Documentation Feedback



#### 9.2 CAPACITOR RECOMMENDATIONS FOR THE TPS84320 POWER SUPPLY

## 9.2.1 Capacitor Technologies

## 9.2.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

#### 9.2.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

## 9.2.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

#### 9.2.2 Input Capacitor

The TPS84320 requires a minimum input capacitance of 68  $\mu$ F of ceramic and/or polymer-tantalum capacitors. The ripple current rating of the capacitor must be at least 450 mArms. Table 7 includes a preferred list of capacitors by vendor.

#### 9.2.3 Output Capacitor

The required output capacitance is determined by the output voltage of the TPS84320. See Table 5 for the amount of required capacitance. The required output capacitance must be comprised of all ceramic capacitors. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 7 are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See Table 6 for typical transient response values for several output voltage, input voltage and capacitance combinations. Table 7 includes a preferred list of capacitors by vendor.

Table 5. Required Output Capacitance

V <sub>OUT</sub> R	ANGE (V)	MINIMUM REQUIRED C <sub>OUT</sub> (µF)		
MIN	MAX	MINIMOM REQUIRED COUT (AF)		
0.8	< 1.2	6x 47 μF ceramic		
1.2	< 3.0	4x 47 μF ceramic		
3.0	< 4.0	2x 47 μF ceramic		
4.0	5.5	47 μF ceramic		



## **Table 6. Output Voltage Transient Response**

C <sub>IN1</sub> = 22 μF CERAMIC, C <sub>IN2</sub> = 68 μF POSCAP, LOAD STEP = 1.5 A, 1 A/μs									
V <sub>OUT</sub> (V)	PV <sub>IN</sub> (V)	C <sub>OUT1</sub> Ceramic	C <sub>OUT2</sub> BULK	VOLTAGE DEVIATION (mV)	PEAK-PEAK (mV)	RECOVERY TIME (µs)			
	5	6x 47 μF	None	25	55	170			
0.8	5	6x 47 μF	330 µF	15	30	160			
0.8	12	6x 47 μF	None	20	35	180			
	12	6x 47 μF	330 µF	15	30	170			
	5	6x 47 μF	None	20	40	170			
1.0	5	6x 47 μF	330 µF	15	30	170			
1.0	12	6x 47 μF	None	20	45	180			
	12	6x 47 μF	330 µF	15	30	170			
	5	4x 47 μF	None	30	55	170			
1.0		4x 47 μF	220 μF	25	45	170			
1.2	12	4x 47 μF	None	30	55	180			
		4x 47 μF	220 µF	25	50	170			
		4x 47 μF	None	35	65	180			
4.0	5	4x 47 μF	220 µF	30	55	180			
1.8	40	4x 47 μF	None	35	65	190			
	12	4x 47 μF	220 µF	30	55	180			
	5	2x 47 μF	None	65	130	190			
2.2	5	2x 47 μF	100 μF	55	110	190			
3.3	42	2x 47 μF	None	65	130	200			
	12	2x 47 μF	100 μF	60	120	200			
5.0	12	1x 47 μF	None	100	200	210			
5.0	12	1x 47 μF	100 μF	85	170	210			

## Table 7. Recommended Input/Output Capacitors (1)

			CAPA	CAPACITOR CHARACTERISTICS				
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE (µF)	ESR <sup>(2)</sup> (mΩ)			
Murata	X5R	GRM32ER61E226K	16	22	2			
TDK	X5R	C3225X5R0J476K	6.3	47	2			
Murata	X5R	GRM32ER60J476M	6.3	47	2			
Sanyo	POSCAP	16TQC68M	16	68	50			
Kemet	T520	T520V107M010ASE025	10	100	25			
Sanyo	POSCAP	6TPE100MI	6.3	100	25			
Sanyo	POSCAP	2R5TPE220M7	2.5	220	7			
Kemet	T530	T530D227M006ATE006	6.3	220	6			
Kemet	T530	T530D337M006ATE010	6.3	330	10			
Sanyo	POSCAP	2TPF330M6	2.0	330	6			
Sanyo	POSCAP	6TPE330MFL	6.3	330	15			

## (1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. RoHS, Lead-free and Material Details

Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements.


Product Folder Links: TPS84320

(2) Maximum ESR @ 100kHz, 25°C.

Submit Documentation Feedback



## 9.3 Transient Response




Product Folder Links: TPS84320

Copyright © 2011–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Transient Response (continued)**



Product Folder Links: TPS84320

Submit Documentation Feedback



## 9.4 Application Schematics




Figure 24. Typical Schematic PVIN = VIN = 4.5 V to 14.5 V, VOUT = 1.8 V




Figure 25. Typical Schematic PVIN = VIN = 4.5 V to 14.5 V, VOUT = 3.3 V



## **Application Schematics (continued)**




Figure 26. Typical Schematic PVIN = 3.3 V, VIN = 4.5 V to 14.5 V, VOUT = 1.0 V

## 9.5 VIN and PVIN Input Voltage

The TPS84320 allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN voltage supplies the internal control circuits of the device. The PVIN voltage provides the input voltage to the power converter system.

If tied together, the input voltage for the VIN pin and the PVIN pin can range from 4.5 V to 14.5 V. If using the VIN pin separately from the PVIN pin, the VIN pin must be between 4.5 V and 14.5 V, and the PVIN pin can range from as low as 1.6 V to 14.5 V. A voltage divider connected to the INH/UVLO pin can adjust the either input voltage UVLO appropriately. See the Programmable Undervoltage Lockout (UVLO) section of this datasheet for more information.

#### 9.6 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.


Product Folder Links: TPS84320

Submit Documentation Feedback



## 9.7 Power-Up Characteristics

When configured as shown in the front page schematic, the TPS84320 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. Figure 27 shows the start-up waveforms for a TPS84320, operating from a 5-V input (PVIN=VIN) and with the output voltage adjusted to 1.8 V. Figure 28 shows the start-up waveforms for a TPS84320 starting up into a pre-biased output voltage. The waveforms were measured with a 2-A constant current load.



#### 9.8 Pre-Biased Start-Up

The TPS84320 has been designed to prevent discharging a pre-biased output. During monotonic pre-biased startup, the TPS84320 does not allow current to sink until the SS/TR pin voltage is higher than 1.4 V.

#### 9.9 Remote Sense

The SENSE+ pin must be connected to V<sub>OUT</sub> at the load, or at the device pins.

Connecting the SENSE+ pin to  $V_{OUT}$  at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

#### NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.



## 9.10 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 29 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 30. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 31. A regulated output voltage is produced within 10 ms. The waveforms were measured with a 2-A constant resistance load.





Figure 29. Typical Inhibit Control



Product Folder Links: TPS84320

Submit Documentation Feedback



## 9.11 Slow Start (SS/TR)

Connecting the STSEL pin to AGND and leaving SS/TR pin open enables the internal SS capacitor with a slow start interval of approximately 1.1 ms. Adding additional capacitance between the SS pin and AGND increases the slow start time. Table 8 shows an additional SS capacitor connected to the SS/TR pin and the STSEL pin connected to AGND. See Table 8 below for SS capacitor values and timing interval.





Figure 32. Slow-Start Capacitor (C<sub>SS</sub>) and STSEL Connection

**Table 8. Slow-Start Capacitor Values and Slow-Start Time** 

C <sub>SS</sub> (pF)	open	2200	4700	10000	15000	22000	25000
SS Time (msec)	1.1	1.9	2.8	4.6	6.4	8.8	9.8

## 9.12 Overcurrent Protection

For protection against load faults, the TPS84320 incorpoates output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the output voltage periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed, as shown in Figure 33. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation, as shown in Figure 34.





## 9.13 Synchronization (CLK)

An internal phase locked loop (PLL) has been implemented to allow synchronization between 330 kHz and 780 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in .

Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor ( $R_{RT}$ ). When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to th CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz and may shut-down due to internal protection circuits before returning to the switching frequency set by the RT resistor.




Figure 35. CLK/RT Configuration

The synchronization frequency must be selected based on the output voltages of the devices being synchronized. Table 9 shows the allowable frequencies for a given range of output voltages. For the most efficient solution, always synchronize to the lowest allowable frequency. For example, an application requires synchronizing three TPS84320 devices with output voltages of 1.2 V, 1.8 V and 2.5 V, all powered from PVIN = 12 V. Table 9 shows that all three output voltages can be synchronized to frquencies between 480 kHz to 630 kHz. For best efficiency, choose 480 kHz as the sychronization frequency.

Table 9. Synchronization Frequency vs Output Voltage

		PVIN	PVIN	= 5 V					
SYNCHRONIZATION FREQUENCY (kHz)	$R_{RT}$ (k $\Omega$ )	V <sub>OUT</sub> RA	NGE (V)	V <sub>OUT</sub> RANGE (V)					
TREGOLITOT (MIL)		MIN MAX		MIN	MAX				
330	OPEN	0.8	1.5						
380	1000	0.8	1.7						
430	499	0.8	2.1						
480	324	0.9	2.5						
530	237	1.0	2.9	0.8	4.3				
580	191	1.1	3.2	0.8	4.3				
630	158	1.2	3.7						
680	137	1.3	4.1						
730	118	1.4	4.7						
780	105	1.5	5.5						


Product Folder Links: TPS84320

Submit Documentation Feedback




## 9.14 Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, INH and PWRGD pins. The sequential method is illustrated in Figure 36 using two TPS84320 devices. The PWRGD pin of the first device is coupled to the INH pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 37 shows sequential turn-on waveforms of two TPS84320 devices.



Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 38 to the output of the power supply that needs to be tracked or to another voltage reference source. Figure 39 shows simultaneous turn-on waveforms of two TPS84320 devices. Use Equation 2 and Equation 3 to calculate the values of R1 and R2.

R1 = 
$$\frac{(V_{OUT2} \times 12.6)}{0.8} (k\Omega)$$
 R2 =  $\frac{0.8 \times R1}{(V_{OUT2} - 0.8)} (k\Omega)$  (3)



Product Folder Links: TPS84320

Copyright © 2011–2018, Texas Instruments Incorporated

Submit Documentation Feedback



## 9.15 Programmable Undervoltage Lockout (UVLO)

The TPS84320 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 4.5 V(max) with a typical hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a higher UVLO threshold for a combined VIN and PVIN, then the UVLO pin can be configured as shown in Figure 40 or Figure 41. Table 10 lists standard values for  $R_{\rm UVI O1}$  and  $R_{\rm UVI O2}$  to adjust the VIN UVLO voltage up.




Table 10. Standard Resistor values for Adjusting VIN UVLO

VIN UVLO (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0
$R_{UVLO1}$ ( $k\Omega$ )	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1
$R_{UVLO2}$ (k $\Omega$ )	21.5	18.7	16.9	15.4	14.0	13.0	12.1	11.3	10.5	9.76	9.31
Hysteresis (mV)	400	415	430	450	465	480	500	515	530	550	565

For a split rail application, if a secondary UVLO on PVIN is required, VIN must be  $\geq$  4.5V. Figure 42 shows the PVIN UVLO configuration. Use Table 11 to select R<sub>UVLO1</sub> and R<sub>UVLO2</sub> for PVIN. If PVIN UVLO is set for less than 3.0 V, a 5.1-V zener diode should be added to clamp the voltage on the UVLO pin below 6 V.




Figure 42. Adjustable PVIN Undervoltage Lockout, (VIN ≥4.5 V)

Table 11. Standard Resistor Values for Adjusting PVIN UVLO, (VIN ≥4.5 V)

PVIN UVLO (V)	2.0	2.5	3.0	3.5	4.0	4.5	
$R_{UVLO1}$ ( $k\Omega$ )	68.1	68.1	68.1	68.1	68.1	68.1	
$R_{UVLO2}$ ( $k\Omega$ )	95.3	60.4	44.2	34.8	28.7	24.3	For higher PVIN UVLO voltages see Table UV for resistor values
Hysteresis (mV)	300	315	335	350	365	385	Table 5 v.o. Todistor valdes



#### 9.16 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

## 9.17 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 43, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- · Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the TPS84320.
- Isolate the PH copper area from the VOUT copper area using the AGND copper area.
- Connect the AGND and PGND copper area at one point; near the output capacitors.
- Place R<sub>SET</sub>, R<sub>RT</sub>, and C<sub>SS</sub> as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.




Figure 43. Typical Recommended Layout


Submit Documentation Feedback



#### 9.18 EMI

The TPS84320 is compliant with EN55022 Class B radiated emissions. Figure 44 and Figure 45 show typical examples of radiated emissions plots for the TPS84320 operating from 5V and 12V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.

Product Folder Links: TPS84320



Radiated Emissions

Vin: 12Udc, Vaut: 1.2Udc, 480kHz

I Load: 480mOhms, 3 Amps

Red=Horizontal

Green=Vertical

CISPR Closs A 10 m

CISPR Closs B 8 m

20

21

22

45

38

Frequency [MHz]

Figure 45. Radiated Emissions 12-V Input, 1.2-V Output, 3-A Load (EN55022 Class B)

26



# 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2017) to Revision B	Page
Increased the peak reflow temperature and maximum number of manufacturability	
Changes from Original (September 2011) to Revision A	Page
Added peak reflow and maximum number of reflows information	2



## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

SwitcherPro, E2E are trademarks of Texas Instruments.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.


## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# 12.1 Tape and Reel Information






A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS84320RUQR	B1QFN	RUQ	47	500	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
TPS84320RUQT	B1QFN	RUQ	47	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS84320RUQR	B1QFN	RUQ	47	500	383.0	353.0	58.0
TPS84320RUQT	B1QFN	RUQ	47	250	383.0	353.0	58.0

Product Folder Links: TPS84320

Submit Documentation Feedback

www.ti.com 2-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS84320RUQR	Active	Production	B1QFN (RUQ)   47	500   LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQR.A	Active	Production	B1QFN (RUQ)   47	500   LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQR.B	Active	Production	B1QFN (RUQ)   47	500   LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQT	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQT.A	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQT.B	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQTG4.A	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQTG4.B	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.





www.ti.com 2-Jun-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 10-Mar-2021

## TAPE AND REEL INFORMATION





A0	<u> </u>
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Ī	Device		Package		SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1
		Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
	TPS84320RUQR	B1QFN	RUQ	47	500	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
I	TPS84320RUQT	B1QFN	RUQ	47	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

www.ti.com 10-Mar-2021




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS84320RUQR	B1QFN	RUQ	47	500	383.0	353.0	58.0
TPS84320RUQT	B1QFN	RUQ	47	250	383.0	353.0	58.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated