SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

- High-Performance Operation:
   Propagation Delay . . . 15 ns Max
- Power-Up Clear on Registered Devices (All Register Outputs are Set High, but Voltage Levels at the Output Pins Go Low)
- Package Options Include Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

#### description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for futher reduction in board space.

The TIBPAL16' M series is characterized for operation over the full military temperature range of –55°C to 125°C.

TIBPAL16L8'
J OR W PACKAGE



TIBPAL16L8' FK PACKAGE (TOP VIEW)



Pin assignments in operating mode

**IMPORTANT PROGAMMING NOTE:** For TIBPAL16L8–15M devices in J, W, or FK packages – For date code 9903A or later device programming, select from either **TI Military/16L8–12** or TI commercial **TI/16L8–10** on the Manufacturer/Device menu listing in your programming system.

**IMPORTANT PROGAMMING NOTE:** For TIBPAL16R4–15M devices in J, W, or FK packages – For date code 9616A or later device programming, select from either **TI Military/16R4–12** or TI commercial **TI /16R4–10** on the Manufacturer/Device menu listing in your programming system.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Advanced Micro Devices Inc



Copyright © 1996 – 2011, Texas Instruments Incorporated

SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011




Pin assignments in operating mode




SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

# functional block diagrams (positive logic)

#### TIBPAL16L8'



TIBPAL16R4'



 $\sim$  denotes fused inputs




# TIBPAL16L8-15M, TIBPAL16R4-15M HIGH-PERFORMANCE $\mathit{IMPACT}$ TM $\mathit{PAL}^{\circledR}$ CIRCUITS


SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

#### functional block diagrams (positive logic)

#### TIBPAL16R6'



#### TIBPAL16R8




 $\sim$  denotes fused inputs



SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011


#### TIBPAL16L8-15M logic diagram (positive logic)





SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

#### TIBPAL16R4-15M logic diagram (positive logic)






# TIBPAL16L8-15M, TIBPAL16R4-15M HIGH-PERFORMANCE $IMPACT \ ^{TM} \ PAL \ ^{\oplus}$ CIRCUITS

SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011


#### TIBPAL16R6-15M logic diagram (positive logic)





SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

#### TIBPAL16R8-15M logic diagram (positive logic)





SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

#### 

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V		
$V_{IH}$	High-level input voltage	2		5.5	V		
$V_{IL}$	Low-level input voltage			8.0	V		
I <sub>OH</sub>	High-level output current			-2	mA		
I <sub>OL</sub>	Low-level output current			12	mA		
f <sub>clock</sub>	Clock frequency	0		50	MHz		
	D. Inc. d. office alord (see Note 0)	High		9			
t <sub>w</sub>	Pulse duration, clock (see Note 2)	L	.ow	10			ns
t <sub>su</sub>	Setup time, input or feedback before clock↑	15			ns		
t <sub>h</sub>	Hold time, input or feedback after clock↑	0			ns		
T <sub>A</sub>	Operating free-air temperature	-55	25	125	°C		

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f<sub>clock</sub>. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

#### electrical characteristics over recommended operating free-air temperature range

PARAMETER			TIBP	TIBPAL16R4-15M				
PAI	RAMETER		TEST CONDITIO	NS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IK}$		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA				-1.5	V
$V_{OH}$		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.3		V
$V_{OL}$		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA			0.35	0.5	V
	Outputs	., 55.	\\ 07\\				20	
l <sub>OZH</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 \text{ V}$				100	μΑ
	Outputs	., 55.	V 04V				-20	
l <sub>OZL</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_0 = 0.4 \text{ V}$	$V_O = 0.4 \text{ V}$			-250	μΑ
	Pin 1, 11	., 55.	\/ 55\/				0.2	4
l <sub>l</sub>	All others	$V_{CC} = 5.5 V$ ,	$V_{l} = 5.5 \text{ V}$				0.1	mA
	Pin 1, 11						50	
l <sub>IH</sub>	I/O ports	$V_{CC} = 5.5 V$ ,	$V_{i} = 2.7 \text{ V}$				100	μА
	All others						25	
I <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V				-0.25	mA
I <sub>OS</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30		-250	mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0,	Outputs open		170	220	mA

 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$  °C.

<sup>§</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment degradation.



<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

#### electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TIBP	TIBPAL16L8-15M TIBPAL16R6-15M TIBPAL16R8-15M				
					MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$		$V_{CC} = 4.5 V$ ,	$I_I = -18 \text{ mA}$				-1.5	V
$V_{OH}$		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.3		V
$V_{OL}$		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA			0.35	0.5	V
	Outputs	V 55V	V 07V	V <sub>O</sub> = 2.7 V			20	
l <sub>OZH</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 \text{ V}$				100	μΑ
	Outputs	V 55V	V 04V	V <sub>O</sub> = 0.4 V			-20	•
I <sub>OZL</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_0 = 0.4 \text{ V}$				-250	μΑ
	Pin 1, 11	.,	\\ = = \\				0.2	
I <sub>I</sub>	All others	V <sub>CC</sub> = 5.5 V,	$V_I = 5.5 V$				0.1	mA
	Pin 1, 11						50	
I <sub>IH</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_{i} = 2.7 \text{ V}$	V <sub>I</sub> = 2.7 V			100	μΑ
	All others	1					20	
	I/O ports	.,,		V <sub>I</sub> = 0.4 V			-0.25	
I <sub>IL</sub>	All others	V <sub>CC</sub> = 5.5 V,	$V_{  } = 0.4 V$				-0.2	mA
los <sup>‡</sup>	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30		-250	mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V,	$V_I = 0$ ,	Outputs open		170	220	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
f <sub>max</sub> §				50			MHz
t <sub>pd</sub>	I, I/O	O, I/O			8	15	ns
t <sub>pd</sub>	CLK↑	Q	R1 = 390 $\Omega$ ,		7	12	ns
t <sub>en</sub>	OE↓	Q	R2 = 750 $\Omega$ ,		8	12	ns
t <sub>dis</sub>	OE↑	Q	See Figure 1		7	12	ns
t <sub>en</sub>	I, I/O	O, I/O			8	15	ns
t <sub>dis</sub>	I, I/O	O, I/O			8	15	ns

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 $^{\circ}$ C.



<sup>&</sup>lt;sup>‡</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment degradation.

<sup>§</sup> Maximum operating frequency and propagation delay are specified for the basic building block. When using feedback, limits must be calculated accordingly.

SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

#### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

The TIBPAL16R4-15M with date codes prior to 9616A must be programmed according to programming algorithms/specifications corresponding to the TIBPAL16R4-12C. The TIBPAL16R4-15M with date code 9616A or newer must be programmed according to programming algorithms/specifications corresponding to the TIBPAL16R4-10C.

Regardless of date code, the TIBPAL16L8-15M, TIBPAL16R6-15M, and TIBPAL16R8-15M must be programmed according to programming algorithms/specifications corresponding to the TIBPAL16L8-12C, TIBPAL16R6-12C, and TIBPAL16R8-12C, respectively. Failure to do so may damage the devices.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

Table 1. Programming Reference Table (see Note 3)

DEVICE	DESC SMD NUMBER	FAMILY/PINOUT CODE
TIBPAL16L8-15MJB	5962-8515509RA	9A/17
TIBPAL16L8-15MFKB	5962-85155092A	9A/717
TIBPAL16L8-15MWB	5962-8515509SA	9A/17
TIBPAL16R4-15MJB	5962-8515512RA	A1/24
TIBPAL16R4-15MFKB	5962-85155122A	0A1/724
TIBPAL16R4-15MWB	5962-8515512SA	A1/24
TIBPAL16R6-15MJB	5962-8515511RA	9A/24
TIBPAL16R6-15MFKB	5962-85155112A	9A/724
TIBPAL16R6-15MWB	5962-8515511SA	9A/24
TIBPAL16R8-15MJB	5962-8515510RA	9A/24
TIBPAL16R8-15MFKB	5962-85155102A	9A/724
TIBPAL16R8-15MWB	5962-8515510SA	9A/24

NOTE 3: Programming information for TIBPAL16R4-15M with date codes 9616A or newer. Programming information for TIBPAL16L8-15M, TIBPAL16R6-15M, and TIBPAL16R8-15M regardless of date code.

SRPS018B - D3338, JANUARY 1986 - REVISED NOVEMBER 2011

**Timing** 

Input

Data

Input

Input

In-Phase


Output

**Out-of-Phase** 

(see Note D)


Output

#### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

1.5 V



t<sub>dis</sub>-

 $v_{ol}$ 

 $V_{OH}$ 

V<sub>OH</sub> – 0.5 V

NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

(see Note B)

Waveform 2 S1 Open

(see Note B)

- C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_r$  and  $t_f \leq$  2 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

V<sub>OH</sub>

 $V_{\mathsf{OL}}$ 

1.5 V

E. Equivalent loads may be used for testing.

Figure 1. Load Circuit and Voltage Waveforms



### **PACKAGE OPTION ADDENDUM**



20-Jul-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-85155092A	LIFEBUY	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155092A TIBPAL16 L8-15MFKB	
5962-8515509RA	LIFEBUY	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515509RA TIBPAL16L8-15M JB	
5962-8515509SA	LIFEBUY	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515509SA TIBPAL16L8-15M WB	
5962-85155122A	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155122A TIBPAL16 R4-15MFKB	
5962-8515512RA	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515512RA TIBPAL16R4-15M JB	
5962-8515512SA	NRND	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515512SA TIBPAL16R4-15M WB	
TIBPAL16L8-15MFKB	LIFEBUY	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155092A TIBPAL16 L8-15MFKB	
TIBPAL16L8-15MJ	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	TIBPAL16L8-15M J	
TIBPAL16L8-15MJB	LIFEBUY	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515509RA TIBPAL16L8-15M JB	
TIBPAL16L8-15MWB	LIFEBUY	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515509SA TIBPAL16L8-15M WB	
TIBPAL16R4-15MFKB	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155122A TIBPAL16 R4-15MFKB	

#### PACKAGE OPTION ADDENDUM



www.ti.com 20-Jul-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TIBPAL16R4-15MJB	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515512RA TIBPAL16R4-15M JB	
TIBPAL16R4-15MWB	NRND	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515512SA TIBPAL16R4-15M WB	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification only. Falls within Mil—Std 1835 GDFP2—F20 C.



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# J (R-GDIP-T\*\*)

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated