ANALOG

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch

Data Sheet

ADG3233


FEATURES

Operates from 1.65 V to 3.6 V supply rails Bidirectional level translation, unidirectional signal path 8-lead SOT-23 and MSOP packages **Bypass or normal operation** Short circuit protection

APPLICATIONS

JTAG chain bypassing **Daisy-chain bypassing Digital switching**

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG3233¹ is a bypass switch designed on a submicron process that operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, that is, it translates low voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may only flow from $A \rightarrow Y$.

This type of device may be used in applications that require a bypassing function. It is ideally suited to bypassing devices in a JTAG chain or in a daisy-chain loop. One switch could be used for each device or a number of devices, thus allowing easy bypassing of one or more devices in a chain. This may be particularly useful in reducing the time overhead in testing devices in the JTAG chain or in daisy-chain applications where the user does not wish to change the settings of a particular device.

The bypass switch is packaged in two of the smallest footprints available for its required pin count. The 8-lead SOT-23 package requires only 2.9 mm × 2.8 mm board space, while the MSOP package occupies approximately $3 \text{ mm} \times 4.9 \text{ mm}$ board area.

PRODUCT HIGHLIGHTS

- 1. Bidirectional level translation matches any voltage level from 1.65 V to 3.6 V.
- The bypass switch offers high performance and is fully 2 guaranteed across the supply range.
- Short circuit protection. 3.
- Tiny 8-lead SOT-23 package and 8-lead MSOP. 4.

Table 1. Truth Table

| EN | Signal Path | Function | |
|----|---|--------------------|--|
| L | $A1 \rightarrow Y2, Y1 \rightarrow V_{CC1}$ | Enable bypass mode | |
| Н | $A1 \rightarrow Y1, A2 \rightarrow Y2$ | Enable normal mode | |

¹ U.S. Patent Number: 7,369,385 B2.

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2003–2013 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

TABLE OF CONTENTS

| Features 1 | - |
|---------------------------|---|
| Applications1 | |
| Functional Block Diagram1 | |
| General Description 1 | |
| Product Highlights1 | |
| Revision History2 | 2 |
| Specifications | ; |
| Test Waveforms5 | ; |
| Absolute Maximum Ratings6 | 5 |

REVISION HISTORY

7/13—Rev. A to Rev. B

| Changes to Table 11 |
|--|
| 7/11—Rev. 0 to Rev. A |
| Changes to Patent Number, General Description Section, and Product Highlights Section |
| $\overline{\text{EN}} \rightarrow \text{Y1}$, Table 2 |
| Changes to Table 3 |
| F/02 Desister 0 Inthis Newstern |

5/03—Revision 0: Initial Version

| ESD Caution | 6 |
|---|----|
| Pin Configuration and Function Descriptions | 7 |
| Typical Performance Characteristics | 8 |
| Theory of Operation | 13 |
| A1 and EN Input | 13 |
| Normal Operation | 13 |
| Bypass Operation | 14 |
| Outline Dimensions | 15 |
| Ordering Guide | 16 |

SPECIFICATIONS

 $V_{\rm CC1}$ = $V_{\rm CC2}$ = 1.65 V to 3.6 V, GND = 0 V, all specifications $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 2.

| Parameter ¹ | Symbol | Test Conditions/Comments | Min | Typ ² | Max | Unit |
|--|-------------------------------------|--|------------------------|------------------|----------------------|------|
| LOGIC INPUTS/OUTPUTS ³ | | $V_{CC2} = 1.65 \text{ V}$ to 3.6 V, GND = 0 V | | | | |
| Input High Voltage ⁴ | VIH | $V_{CC1} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | 1.35 | | | V |
| | | $V_{CC1} = 2.3 V \text{ to } 2.7 V$ | 1.35 | | | V |
| | | $V_{CC1} = 1.65 V$ to 1.95 V | $0.65 \times V_{CC}$ | | | V |
| Input Low Voltage ⁴ | VIL | $V_{CC1} = 3.0 \text{ V}$ to 3.6 V | | | 0.8 | V |
| | | $V_{CC1} = 2.3 V \text{ to } 2.7 V$ | | | 0.7 | V |
| | | $V_{CC1} = 1.65 V$ to 1.95 V | | | $0.35 \times V_{CC}$ | V |
| Output High Voltage (Y1) | V _{OH} | $I_{OH} = -100 \ \mu\text{A}, V_{CC1} = 3.0 \ \text{V} \text{ to } 3.6 \ \text{V}$ | 2.4 | | | V |
| | | $I_{OH} = -100 \ \mu\text{A}, V_{CC1} = 2.3 \ \text{V} \ \text{to} \ 2.7 \ \text{V}$ | 2.0 | | | V |
| | | $I_{OH} = -100 \ \mu\text{A}, V_{CC1} = 1.65 \ \text{V} \ \text{to} \ 1.95 \ \text{V}$ | $V_{CC} - 0.45$ | | | V |
| | | $I_{OH} = -4 \text{ mA}, V_{CC1} = 2.3 \text{ V to } 2.7 \text{ V}$ | 2.0 | | | V |
| | | $I_{OH} = -4 \text{ mA}, V_{CC1} = 1.65 \text{ V to } 1.95 \text{ V}$ | V _{CC} – 0.45 | | | V |
| | | $I_{OH} = -8 \text{ mA}, V_{CC1} = 3.0 \text{ V to } 3.6 \text{ V}$ | 2.4 | | | V |
| Output Low Voltage (Y1) | Vol | $I_{OL} = 100 \ \mu\text{A}, V_{CC1} = 3.0 \ \text{V} \ \text{to} \ 3.6 \ \text{V}$ | | | 0.40 | V |
| | | $I_{OL} = 100 \ \mu A$, $V_{CC1} = 2.3 \ V$ to 2.7 V | | | 0.40 | V |
| | | $I_{OL} = 100 \ \mu A$, $V_{CC1} = 1.65 \ V$ to $1.95 \ V$ | | | 0.45 | V |
| | | $I_{OL} = 4 \text{ mA}, V_{CC1} = 2.3 \text{ V}$ to 2.7 V | | | 0.40 | V |
| | | $I_{OL} = 4 \text{ mA}, V_{CC1} = 1.65 \text{ V to } 1.95 \text{ V}$ | | | 0.45 | V |
| | | $I_{OL} = 8 \text{ mA}, V_{CC1} = 3.0 \text{ V}$ to 3.6 V | | | 0.40 | V |
| LOGIC OUTPUTS ³ | | $V_{CC1} = 1.65 \text{ V}$ to 3.6 V, GND = 0 V | | | | |
| Output High Voltage (Y2) | Vон | $I_{OH} = -100 \ \mu\text{A}, V_{CC2} = 3.0 \ \text{V} \ \text{to} \ 3.6 \ \text{V}$ | 2.4 | | | V |
| | | $I_{OH} = -100 \ \mu\text{A}, V_{CC2} = 2.3 \ \text{V} \text{ to } 2.7 \ \text{V}$ | 2.0 | | | V |
| | | $I_{OH} = -100 \ \mu\text{A}, V_{CC2} = 1.65 \ \text{V} \ \text{to} \ 1.95 \ \text{V}$ | Vcc - 0.45 | | | V |
| | | $I_{OH} = -4 \text{ mA}, V_{CC2} = 2.3 \text{ V to } 2.7 \text{ V}$ | 2.0 | | | V |
| | | $I_{OH} = -4 \text{ mA}, V_{CC2} = 1.65 \text{ V to } 1.95 \text{ V}$ | Vcc – 0.45 | | | V |
| | | $I_{OH} = -8 \text{ mA}, V_{CC2} = 3.0 \text{ V to } 3.6 \text{ V}$ | 2.4 | | | V |
| Output Low Voltage (Y2) | Vol | $I_{OL} = 100 \ \mu\text{A}, V_{CC2} = 3.0 \ \text{V} \text{ to } 3.6 \ \text{V}$ | | | 0.40 | V |
| | | $I_{OL} = 100 \ \mu\text{A}, V_{CC2} = 2.3 \ \text{V} \ \text{to} \ 2.7 \ \text{V}$ | | | 0.40 | V |
| | | $I_{OL} = 100 \ \mu A$, $V_{CC2} = 1.65 \ V$ to $1.95 \ V$ | | | 0.45 | V |
| | | $I_{OL} = 4 \text{ mA}, V_{CC2} = 2.3 \text{ V}$ to 2.7 V | | | 0.40 | V |
| | | $I_{OL} = 4 \text{ mA}, V_{CC2} = 1.65 \text{ V}$ to 1.95 V | | | 0.45 | V |
| | | $I_{OL} = 8 \text{ mA}, V_{CC2} = 3.0 \text{ V}$ to 3.6 V | | | 0.40 | V |
| SWITCHING CHARACTERISTICS 4, 5 | | | | | | |
| $V_{CC} = V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | | | | | |
| Propagation Delay, tPD | | | | | | |
| A1 \rightarrow Y1 Normal Mode | t _{PHL} , t _{PLH} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 3.5 | 5.4 | ns |
| A2 \rightarrow Y2 Normal Mode | tphl, tplh | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 3.5 | 5.4 | ns |
| A1 \rightarrow Y2 Bypass Mode | tphl, tplh | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4 | 6.5 | ns |
| ENABLE Time $\overline{EN} \rightarrow Y1$ | t | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4 | 6 | ns |
| DISABLE Time $\overline{EN} \rightarrow Y1$ | t _{DIS} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 2.8 | 4 | ns |
| ENABLE Time $\overline{EN} \rightarrow Y2$ | t | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4.5 | 6.5 | ns |
| | | | | | | |
| DISABLE Time $\overline{EN} \rightarrow Y2$ | t _{DIS} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4 | 6.5 | ns |

| Parameter ¹ | Symbol | Test Conditions/Comments | Min | Typ ² | Max | Unit |
|---|-------------------------------------|---|------|------------------|-------|------|
| $V_{CC} = V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | | | | | | |
| Propagation Delay, tPD | | | | | | |
| A1 \rightarrow Y1 Normal Mode | tphl, tplh | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4.5 | 6.2 | ns |
| $A2 \rightarrow Y2$ Normal Mode | tphl, tplh | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4.5 | 6.2 | ns |
| A1 \rightarrow Y2 Bypass Mode | t _{PHL} , t _{PLH} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4.5 | 6.5 | ns |
| ENABLE Time $\overline{EN} \rightarrow Y1$ | t_{EN} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 5 | 7.2 | ns |
| DISABLE Time $\overline{EN} \rightarrow Y1$ | t _{DIS} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 3.2 | 4.7 | ns |
| ENABLE Time $\overline{EN} \rightarrow Y2$ | t _{en} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 5 | 7.7 | ns |
| DISABLE Time $\overline{EN} \rightarrow Y2$ | t _{DIS} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4.8 | 7.2 | ns |
| $V_{CC} = V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | | | | | | |
| Propagation Delay, tPD | | | | | | |
| A1 \rightarrow Y1 Normal Mode | t _{PHL} , t _{PLH} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 6.7 | 10 | ns |
| $A2 \rightarrow Y2$ Normal Mode | tphl, tplh | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 6.5 | 10 | ns |
| A1 \rightarrow Y2 Bypass Mode | tphl, tplh | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 6.5 | 10.25 | ns |
| ENABLE Time $\overline{EN} \rightarrow Y1$ | t | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 7 | 10.5 | ns |
| DISABLE Time $\overline{EN} \rightarrow Y1$ | t _{DIS} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 4.4 | 6.5 | ns |
| ENABLE Time $\overline{EN} \rightarrow Y2$ | t | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 7 | 12 | ns |
| DISABLE Time $\overline{EN} \rightarrow Y2$ | t _{DIS} | $C_L = 30 \text{ pF}, V_T = V_{CC}/2$ | | 6.5 | 10.5 | ns |
| Input Leakage Current | lı – | $0 \le V_{\text{IN}} \le 3.6 \text{V}$ | | | ±1 | μA |
| Output Leakage Current | lo | $0 \le V_{\rm IN} \le 3.6 V$ | | | ±1 | μΑ |
| POWER REQUIREMENTS | | | | | | |
| Power Supply Voltages | V _{CC1} | | 1.65 | | 3.6 | V |
| | V _{CC2} | | 1.65 | | 3.6 | V |
| Quiescent Power Supply Current | Icc1 | Digital inputs = $0 V \text{ or } V_{CC}$ | | | 2 | μΑ |
| | Icc2 | Digital inputs = $0 V \text{ or } V_{CC}$ | | | 2 | μΑ |
| Increase in Icc per Input | Δl _{CC1} | V_{CC} = 3.6 V, one input at 3.0 V; others at V_{CC} or GND | | | 0.75 | μΑ |

¹ Temperature range is as follows: B Version: -40° C to $+85^{\circ}$ C. ² All typical values are at V_{CC} = V_{CC1} = V_{CC2}, T_A = 25°C, unless otherwise stated. ³ V_{IL} and V_{IH} levels are specified with respect to V_{CC1}, V_{OH}, and V_{OL} levels for Y1 are specified with respect to V_{CC1}, and V_{OH}, and V_{OL} levels are specified for Y2 with respect to V_{CC2}.

⁴ Guaranteed by design, not subject to production test.

⁵ See the Test Waveforms section.

TEST WAVEFORMS




Figure 4. Y2 Enable and Disable Times

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 3.

| V _{CC} to GND -0.3 V to +4.6 V Digital Inputs to GND -0.3 V to +4.6 V |
|--|
| Digital Inputs to GND -0.3 V to +4.6 V |
| |
| A1, EN –0.3 V to +4.6 V |
| A2 $-0.3 V$ to V _{CC1} + 0.3 V |
| DC Output Current 25 mA |
| Operating Temperature Range |
| Industrial (B Version) -40°C to +85°C |
| Storage Temperature Range –65°C to +150°C |
| Junction Temperature 150°C |
| 8-Lead MSOP |
| θ _{JA} Thermal Impedance 206°C/W |
| θ _{JC} Thermal Impedance 43°C/W |
| 8-Lead SOT-23 |
| θ _{JA} Thermal Impedance 211°C/W |
| Lead Temperature, Soldering (10 sec) 300°C |
| IR Reflow, Peak Temperature (<20 sec) 235°C |
| Soldering (Pb-Free) |
| Reflow, Peak Temperature 260(+0/-5)°C |
| Time at Peak Temperature20 sec to 40 sec |

Data Sheet

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. 8-Lead SOT-23 Package (RJ-8)





Figure 6. 8-Lead MSOP Package (RM-8)

| Pin No. | | | |
|---------|-------------------------------|------------------|---|
| RJ-8 | J-8 RM-8 Mnemonic Description | | Description |
| 1 | 8 | V _{CC1} | Supply Voltage 1, can be any supply voltage from 1.65 V to 3.6 V. |
| 8 | 1 | V _{CC2} | Supply Voltage 2, can be any supply voltage from 1.65 V to 3.6 V. |
| 2 | 7 | A1 | Input Referred to V _{CC1} . |
| 3 | 6 | A2 | Input Referred to V _{CC2} . |
| 7 | 2 | Y1 | Output Referred to V _{CC1} . |
| 6 | 3 | Y2 | Output Referred to V_{CC2} . Voltage levels appearing at Y2 will be translated from a V_{CC1} voltage level to a V_{CC2} voltage level. |
| 4 | 5 | EN | Active Low Device Enable. When low, bypass mode is enabled; when high, the device is in normal mode. |
| 5 | 4 | GND | Device Ground. |

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS





Data Sheet




Figure 18. Y2 Enable, Disable Time vs. Temperature




Figure 19. Rise/Fall Time vs. Capacitive Load, $A1 \rightarrow Y1$, $A2 \rightarrow Y2$




Figure 20. Rise/Fall Time vs. Capacitive Load, $A1 \rightarrow Y2$, Bypass Mode




Figure 21. Rise/Fall Time vs. Capacitive Load, $A1 \rightarrow Y1$, $A2 \rightarrow Y2$







Figure 22. Rise/Fall Time vs. Capacitive Load, A1 \rightarrow Y2, Bypass Mode









Data Sheet

8 7 PROPAGATION DELAY (ns) tPLH, LOW-TO-HIGH TRANSITION tPHL, HIGH-TO-LOW TRANSITION $V_{CC1} = 3.3V$ $V_{CC2} = 3.3V$ $T_A = 25^{\circ}C$ DATA RATE = 10Mbps 1 0 102 102 42 62 22 32 52 72 82 92 CAPACITIVE LOAD (pF)

Figure 25. Propagation Delay vs. Capacitive Load A1 \rightarrow Y2, Bypass Mode











Figure 27. Propagation Delay vs. Supply, Bypass Mode




ADG3233

Figure 28. Propagation Delay vs. Temperature, Normal Mode







THEORY OF OPERATION

The ADG3233 is a bypass switch designed on a submicron process that operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, that is, it translates low voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may only flow from $A \rightarrow Y$.

A1 AND EN INPUT


The A1 and enable (\overline{EN}) inputs have V_{IL}/V_{IH} logic levels so that the part can accept logic levels of V_{OL}/V_{OH} from Device 0 or the controlling device independent of the value of the supply being used by the controlling device. These inputs (A1, \overline{EN}) are capable of accepting inputs outside the V_{CC1} supply range. For example, the V_{CC1} supply applied to the bypass switch could be 1.8 V while Device 0 could be operating from a 2.5 V or 3.3 V supply rail, there are no internal diodes to the supply rails, so the device can handle inputs above the supply but inside the absolute maximum ratings.

NORMAL OPERATION

Figure 35 shows the bypass switch being used in normal mode. In this mode, the signal paths are from A1 \rightarrow Y1 and A2 \rightarrow Y2. The device will level translate the signal applied to A1 to a V_{CC1} logic level (this level translation can be either to a higher or lower supply) and route the signal to the Y1 output, which will have standard V_{OL}/V_{OH} levels for V_{CC1} supplies. The signal is then passed through Device 1 and back to the A2 input pin of the bypass switch.

The logic level inputs of A2 are with respect to the V_{CC1} supply. The signal will be level translated from V_{CC1} to V_{CC2} and routed to the Y2 output pin of the bypass switch. Y2 output logic levels are with respect to the V_{CC2} supply.

03297-035



BYPASS OPERATION

Figure 36 illustrates the device as used in bypass mode. The signal path is now from A1 directly to Y2, thus bypassing Device 1 completely. The signal will be level translated to a V_{CC2} logic level and available on Y2, where it may be applied directly to the input of Device 2. In bypass mode, Y1 is pulled up to V_{CC1} .

The three supplies in Figure 35 and Figure 36 may be any combination of supplies, that is., $V_{\rm CC0},\,V_{\rm CC1}$, and $V_{\rm CC2}$ may be any combination of supplies, for example, 1.8 V, 2.5 V, and 3.3 V.





Figure 36. Bypass Switch in Bypass Mode

OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Branding | Package Option |
|--------------------|-------------------|---------------------|----------|----------------|
| ADG3233BRJ-REEL | -40°C to +85°C | 8-Lead SOT-23 | W1B | RJ-8 |
| ADG3233BRJ-REEL7 | -40°C to +85°C | 8-Lead SOT-23 | W1B | RJ-8 |
| ADG3233BRJZ-REEL7 | -40°C to +85°C | 8-Lead SOT-23 | S1S | RJ-8 |
| ADG3233BRM | -40°C to +85°C | 8-Lead MSOP | W1B | RM-8 |
| ADG3233BRM-REEL | -40°C to +85°C | 8-Lead MSOP | W1B | RM-8 |
| ADG3233BRM-REEL7 | -40°C to +85°C | 8-Lead MSOP | W1B | RM-8 |
| ADG3233BRMZ | -40°C to +85°C | 8-Lead MSOP | S1S | RM-8 |
| ADG3233BRMZ-REEL7 | -40°C to +85°C | 8-Lead MSOP | S1S | RM-8 |

 1 Z = RoHS Compliant Part.

©2003–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03297-0-7/13(B)



www.analog.com