

STM6905

Quintuple, ultralow voltage supervisor with push-button reset



Features

- Quintuple voltage monitoring
- Accurate ±1.8 % across temperature voltage threshold (±1 % at 25 °C)
- Primary supply (V_{CC}) monitor. Fixed (factory programmed) reset thresholds: 3.078 V to 2.866 V
- Second fixed (V2IN) monitor. Fixed (factoryprogrammed) reset thresholds: 2.333 V to 1.050 V
- Three additional adjustable supply monitor inputs (externally adjustable)

Datasheet - production data

- 600 mV internal reference
- RST output (open drain)
- Output guaranteed for $V_{CC} \ge 0.8 \text{ V}$
- Reset delay time (T_{REC}) on power-up: 210 ms (typ)
- Manual reset input (MR)
- Low supply current of 12 µA (typ)
- Power supply voltage 0.8 V to 5.5 V
- RoHS compliant (green package)
- 8-pin MSOP/TSSOP
- Operating temperature: -40 °C to 85 °C (industrial grade)

Applications

- Set-top boxes
- Multi-voltage systems
- Cable/satellite applications
- Computer systems
- Data storage equipment

Order code	V _{RST1} (V)	V _{RST2} (V)	t _{REC} (ms)	Package		
STM6905TZEDS6F		2.333				
STM6905TWEDS6F	3.078	1.683				
STM6905TGEDS6F		1.110	210			
STM6905SYEDS6F	2.955	2.188	210	MSOP8 (TSSOP8)		
STM6905SFEDS6F	2.955	1.050				
STM6905PWEDS6F	2.866	1.683				

Table 1. Device summary⁽¹⁾

1. Other reset threshold voltages and t_{REC} time-out periods are offered. Contact local ST sales office for availability.

This is information on a product in full production.

Contents

1	Desc	Description						
2	Pin c	lescriptions						
	2.1	Push-button reset input (MR) 7						
	2.2	V _{CC} primary supply voltage monitoring input						
	2.3	V2IN second fixed voltage monitoring input7						
	2.4	V _{SS}						
	2.5	V3IN, V4IN, and V5IN						
	2.6	RST active-low, open drain reset output						
3	Oper	ation						
	3.1	Setting the adjustable voltage levels for V3IN, V4IN, and V5IN inputs \ldots 9						
	3.2	Power on reset (t _{REC})						
4	Volta	ge monitoring						
5	Maxi	mum rating						
6	DC a	nd AC parameters 12						
7	Pack	age information						
8	Part	numbering						
9	Pack	age marking information17						
10	Revi	sion history						



List of tables

Table 1.	Device summary	1
Table 2.	Signal names and functions	6
Table 3.	Absolute maximum ratings 1	1
Table 4.	DC and AC characteristics 1	2
Table 5.	TSSOP8 3 mm x 3 mm, package mechanical data 1	5
Table 6.	Ordering information scheme 1	6
Table 7.	Marking description	7
Table 8.	Document revision history	8



List of figures

Figure 1.	Logic diagram	5
Figure 2.	MSOP/TSSOP-8 connections	5
Figure 3.	Functional block diagram	8
Figure 4.	Typical hardware hookup application diagram	8
Figure 5.	MR timing waveforms	0
Figure 6.	Voltage monitoring diagram1	0
Figure 7.	TSSOP8 3 mm x 3 mm, package mechanical outline	5



1 Description

The STM6905 supervisor is a low voltage/low supply current processor supervisor, designed to monitor up to five system power supply voltages. This device is targeted at applications such as set-top boxes (STBs), portable, battery-powered systems, networking and communication systems.

The device supports a push-button type manual reset input (\overline{MR}). Two of the five supply monitors (V_{CC} and V2IN) have fixed (customer-selectable, factory-trimmed) thresholds (V_{RST1} and V_{RST2}). The other three voltage monitor inputs (V3IN, V4IN and V5IN) are monitored using externally adjustable threshold (600 mV internal reference) to meet specific level requirements.

If any of the five monitored voltages drops below its factory-trimmed or adjustable thresholds, or if the MR is asserted to logic low, the reset output RST is asserted (driven low). Once asserted, RST is maintained low for a minimum delay period (t_{REC}) after ALL monitored supplies rise above their respective thresholds and MR returns to high. The reset output logic state is valid for V_{CC} greater than 0.8 V.

The STM6905 is available in a standard 8-lead MSOP (TSSOP) package.



Figure 1. Logic diagram

Figure 2. MSOP/TSSOP-8 connections





Pin	Name	Туре	Function	
1	MR	Input	Active-low manual reset input with internal pull-up resistor	
2	V _{CC}	Supply	Primary supply voltage input and integrated fixed threshold under- voltage monitor	
3	V2IN	Input	econd fixed threshold input monitor	
4	V_{SS}	Supply	Ground	
5	V3IN		Adjustable third reset comparator input	
6	V4IN	Input	Adjustable fourth reset comparator input	
7	V5IN		Adjustable fifth reset comparator input	
8	RST	Output	Active-low open-drain reset output (10 k Ω internal pull-up)	

Table 2. Signal names and functions



2 Pin descriptions

2.1 Push-button reset input (MR)

When $\overline{\text{MR}}$ goes low the $\overline{\text{RST}}$ output is driven low. $\overline{\text{RST}}$ remains low as long as $\overline{\text{MR}}$ is low and for the t_{REC} after $\overline{\text{MR}}$ returns to high. The active-low input has an internal 10 k Ω pull-up resistor to V_{CC} . It can be driven from a TTL or CMOS logic line, or with open drain/collector outputs, or connected to V_{SS} through a switch. If unused, leave this pin open or connect it to V_{CC} .

Connect a normally open momentary switch from $\overline{\text{MR}}$ to V_{SS}. An external debounce circuitry is not required (if MR is driven from long cables or if the device is used in noisy environments, connecting a 0.1 μ F capacitor from MR to V_{SS} provides additional noise immunity).

2.2 V_{CC} primary supply voltage monitoring input

The V_{CC} pin is also the input for the primary reset threshold monitor. Fixed (customer-selectable, factory programmed) reset thresholds include 3.078 V to 2.866 V.

2.3 V2IN second fixed voltage monitoring input

The V2IN input is the second fixed-voltage input for reset threshold monitoring. Available fixed (customer-selectable, factory programmed) reset thresholds include 2.333 V to 1.050 V.

2.4 V_{SS}

This pin is the ground pin for the power supply.

2.5 V3IN, V4IN, and V5IN

The V3IN, V4IN and V5IN are high impedance inputs. RST is driven low when the voltage (VTRIP) at the pin falls below 600 mV (internal reference voltage at their respective comparators). The monitored voltage reset threshold is set with an external resistor-divider network.

2.6 **RST** active-low, open drain reset output

The reset output ($\overline{\text{RST}}$) pin is driven low and stays low whenever V_{CC} or V2IN, or V3IN, or V4IN, or V5IN falls below its factory-trimmed or adjustable reset threshold or when MR goes to logic low. It remains low for t_{REC} after all supply voltages being monitored rise above their reset thresholds and MR goes from low to high. Connect an external pull-up resistor to V_{CC}. A 10 k Ω pull-up resistor should be sufficient for most applications.





Figure 3. Functional block diagram

1. Internal pull-up on $\overline{\text{MR}}$ input of 10 k Ω (typ).



Figure 4. Typical hardware hookup application diagram

8/19



3 Operation

The STM6905 can monitor critical voltages such as power-supply and battery voltage levels, while interfacing easily with the system controllers/microprocessors.

Figure 4 shows the typical hardware hookup for monitoring five voltages: two fixed thresholds (customer-selectable, factory-programmed) and three adjustable monitor inputs. The RST output is open drain and requires a 10 k Ω pull-up resistor tied to V_{CC}.

3.1 Setting the adjustable voltage levels for V3IN, V4IN, and V5IN inputs

The user can customize the minimum voltage levels for the three adjustable voltage inputs by connecting an external resistor divider network to the V3IN, V4IN and V5IN pins in order to set the trip point at some voltage above the 600 mv (V_{REF}) according to the following formula.

$$VTRIP = 0.6 V \times \frac{R1 + R2}{R2}$$

During normal operation, the STM6905 monitors the voltage levels at all five pins (Vcc, V2IN, V3IN, V4IN, and V5IN).

3.2 Power on reset (t_{REC})

On power up, the STM6905 activates a power-on reset circuit which asserts the reset pin (i.e. $\overrightarrow{\text{RST}}$ goes low). The $\overrightarrow{\text{RST}}$ signal remains active until V_{CC} (and V2IN, V3IN, V4IN, V5IN, and $\overrightarrow{\text{MR}}$) rises above the minimum voltage level for the time period t_{REC} thereby ensuring that the supply voltage has stabilized to sufficient operating levels.



4 Voltage monitoring



Figure 5. MR timing waveforms

Figure 6. Voltage monitoring diagram





5 Maximum rating

Stressing the device above the ratings listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off)	-55 to +150	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	
V _{IO}	Input or output voltage	-0.3 to V _{CC} +0.3	V
V _{CC}	Supply voltage	-0.3 to 7.0	v
Ι _Ο	Output current	20	mA
θ_{JA}	Thermal resistance (junction to ambient)	146	°C/W

Table 3. Absolute	maximum	ratings
-------------------	---------	---------

Reflow at peak temperature of 255 °C to 260 °C for < 30 seconds (total thermal budget not to exceed 180 °C for between 90 to 150 seconds).



6 DC and AC parameters

This section summarizes the operating measurement conditions and the DC and AC characteristics of the device. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Symbol	Alter- native	Description	Test condition ⁽¹⁾		Min	Тур	Max	Unit
V _{CC}		Operating voltage			0.8		5.5	V
		V _{CC} supply current	V _{CC} < 5.5 V			12	16	
Icc		V _{CC} supply current	V _{CC} = 3.3 V			11	15	
I2IN		V2IN supply current	V2IN	N = 3.3 V		3	5	
ILI		Input leakage current (MR) ⁽²⁾	V _{IN} = V	V _{CC} or V _{SS}	-0.5		+0.5	μA
I _{LO} ⁽³⁾		Open drain RST output leakage current		> VRST, ot asserted	-0.5		+0.5	
			$V_{CC} \ge 0.8$	V, I _{SINK} = 1 µA			0.3	
			$V_{CC} \ge 1.0$ V	/, I _{SINK} = 50 μA			0.3	
V _{OL}		Output low voltage (RST, open drain)	$V_{CC} \ge 1.2 V$	′, I _{SINK} = 100 μA			0.3	
			$V_{CC} \ge 2.7 \text{ V}, \text{ I}_{\text{SINK}} = 1.2 \text{ mA}$				0.3	
			$V_{CC} \ge 4.5 \text{ V}, \text{ I}_{\text{SINK}} = 3.2 \text{ mA}$				0.4	
		V _{TH1} V _{CC} reset threshold	T (falling)	25°C	3.047	3.078	3.109	-
			r (rannig)	-40 °C to 85 °C	3.023		3.133	
V _{RST1} ⁽⁴⁾	V		S (falling)	25 °C	2.925	2.955	2.985	
VRST1			S (lailing)	-40 °C to 85 °C	2.902		3.008	
			P (falling)	25 °C	2.837	2.866	2.895	
			i (iaiiiig)	-40 °C to 85 °C	2.814		2.918	V
			Z (falling)	25 °C	2.310	2.333	2.356	
			Z (lainig)	-40 °C to 85 °C	2.291		2.375	
			Y (falling)	25 °C	2.166	2.188	2.210	-
			r (rannig)	-40 °C to 85 °C	2.149		2.227	
V _{RST2} ⁽⁴⁾	V _{TH2}	V2IN reset threshold	W (falling)	25 °C	1.666	1.683	1.700	
VRS12	VIH2		w (ranng)	-40 °C to 85 °C	1.653		1.713	
			G (falling)	25 °C	1.099	1.110	1.121]
			G (railing)	-40 °C to 85 °C	1.090		1.130	
			F (falling)	25 °C	1.040	1.050	1.061	
			r (rannig)	-40 °C to 85 °C	1.031		1.069	

Table 4.	DC and	AC chara	acteristics





Symbol	Alter- native	Description	Test condition ⁽¹⁾	Min	Тур	Max	Unit
V _{HYST}		Reset threshold hysteresis	Referenced to V _{RST1} /V _{RST2} typical		0.5		%
		$V_{\rm c}$ to $\overline{\rm DST}$ dolow	V _{CC} = (V _{RST1} + 100 mV) to (V _{RST1} – 100 mV)		20		μs
^I RD	t _{RD} V _{CC} to RS	V _{CC} to RST delay	V2IN = (V _{RST2} + 75 mV) to (V _{RST2} – 75 mV)		20		
			Option B ⁽⁵⁾	20	30	40	
		RST time-out period	Option C ⁽⁵⁾	80	120	180	
t _{REC}	t _{RP}		Option E	140	210	280	ms
			Option F ⁽⁵⁾	280	420	560	1
Adjustat	ole reset	comparator input (V3IN, V	/4IN, V5IN)			•	
V _{RSTIN}		V3IN, V4IN, V5IN input threshold		589	600	611	mV
I _{RSTIN}		V3IN, V4IN, V5IN input current	V3IN, V4IN, V5IN > 0.8 V	-25		+25	nA
		V3IN, V4IN, V5IN hysteresis			3		mV
t _{RSTIND}		V3IN, V4IN, V5IN to RST output delay	VRSTIN to (VRSTIN – 30 mV)		22		μs
Manual (push-bu	tton) reset input					
V _{IL}						$0.3 \times V_{CC}$	V
V _{IH}		MR input voltage		$0.7 \mathrm{x} \mathrm{V}_{\mathrm{CC}}$			V
t _{MLMH}	t _{MR}	MR minimum pulse width		1			μs
t _{MLRL}	t _{MRD}	MR to RST output delay			200		
		MR glitch immunity			100		ns
		MR pull-up resistance			10		kΩ

Table 4. DC and AC characteristics (continued)

1. Valid for ambient operating temperature: $T_A = -40$ °C to +85 °C; $V_{CC} = 0.8$ V to 5.5 V (except where noted).

2. 10 k Ω (typ) internal pull-up resistor.

3. The leakage current measured on the RST pin is tested with the reset de-asserted (output high impedance).

4. Other reset threshold voltages are offered. Minimum order quantities may apply. Contact local sales office for availability.

5. Other t_{REC} time-out periods are offered. Minimum order quantities may apply. Contact local sales office for availability.



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

14/19





Table 5. TSSOP8 3 mm x 3 mm, package mechanical data							
Cumhal	mm			inches			
Symbol	Min	Тур	Мах	Min	Тур	Max	
А			1.100			0.043	
A1	0.00		0.15	0.000		0.006	
A2	0.75	0.85	0.95	0.030	0.034	0.037	
b	0.22		0.40	0.009		0.016	
С	0.08		0.23	0.003		0.009	
ссс			0.10			0.004	
D	2.80	3.00	3.20	0.110	0.118	0.126	
е		0.65			0.026		
Е	4.65	4.90	5.15	0.183	0.193	0.203	
E1	2.80	3.00	3.10	0.110	0.118	0.122	
L	0.40	0.60	0.80	0.016	0.024	0.032	
L1		0.95			0.037		
L2		0.25			0.010		
k	0°	4	6°	0°	4	6°	
Ν	8 8						



8 Part numbering

		Tal	ble 6. Ordering inform	nation s	scheme			
Exampl	e:		STM6905 I	ΤΖ	E	DS	6 I	I
Device	type							
STM69								
Reset t	hreshold	voltages ⁽¹⁾						
Suffix	V _{RST1}	V _{RST2}						
ΤZ	3.078	2.333						
TW	3.078	1.683						
TG	3.078	1.110						
SY	2.955	2.188						
SF	2.955	1.050						
PW	2.866	1.683						
t _{REC}	(1)							
B = 30 ı								
C = 120								
E = 210								
F = 420	ms ⁽¹⁾							
Packag	e							
DS = M	SOP8 (TS	SSOP8)						
Tempei	rature rar	ige						
	C to 85 °C	-]	
Shippir	ng metho	d						
1.1								

E = ECOPACK[®] package, tubes

F = ECOPACK[®] package, tape and reel

 Other reset threshold voltages and t_{REC} time-out periods are offered. Minimum order quantities may apply. Contact local sales office for availability.



9 Package marking information

Part marking	V _{RST1} (V)	V _{RST2} (V)	Package	Topside marking	
STM6905TZEDS6F	3.078	2.333	MSOP (TSSOP8)	STZE	
STM6905TWEDS6F		1.683		STWE	
STM6905TGEDS6F		1.110		STGE	
STM6905SYEDS6F	2.955	2.188		SSYE	
STM6905SFEDS6F		1.050		SSFE	
STM6905PWEDS6F	2.866	1.683		SPWE	

Table 7. Marking description



10 Revision history

rubie d. Debument revision mistory			
Date	Revision	Changes	
19-Dec-2007	1	Initial release.	
23-Jan-2008	2	Document status upgraded to full datasheet.	
28-Jan-2008	3	Updated cover page, Figure 6, and Table 4.	
20-Oct-2014	4	Small text changes to English <i>Table 1</i> : updated footnote <i>1</i> <i>Table 6</i> : updated the reset threshold voltage of "SY" (V _{RST2})	

Table 8. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

