-3.3V / -5V Differential ECL to +3.3V LVTTL Translator

Description

The MC100EPT25 is a Differential ECL to LVTTL translator. This device requires +3.3 V, -3.3 V to -5.2 V, and ground. The small outline 8-lead package and the single gate of the EPT25 make it ideal for applications which require the translation of a clock or data signal.

The V_{BB} output allows the EPT25 to also be used in a single–ended input mode. In this mode the V_{BB} output is tied to the D input for a inverting buffer or the \overline{D} input for a non–inverting buffer. If used, the V_{BB} pin should be bypassed to ground with at least a 0.01 μF capacitor.

Features

- 1.1 ns Typical Propagation Delay
- Maximum Frequency > 275 MHz Typical
- Operating Range: $V_{CC} = 3.0 \text{ V}$ to 3.6 V; $V_{EE} = -5.5 \text{ V}$ to -3.0 V; GND = 0 V
- 24 mA TTL Outputs
- Q Output Will Default LOW with Inputs Open or at V_{EE}
- V_{BB} Output
- Open Input Default State
- Safety Clamp on Inputs
- Pb-Free Packages are Available



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*



SOIC-8 D SUFFIX CASE 751





TSSOP-8 DT SUFFIX CASE 948R





DFN8 MN SUFFIX CASE 506AA



A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
|--------------------|--|
| Q | LVTTL Output |
| D*, D * | Differential ECL Input Pair |
| V _{CC} | Positive Supply |
| V _{BB} | Output Reference Voltage |
| GND | Ground |
| V _{EE} | Negative Supply |
| NC | No Connect |
| EP | (DFN8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open. |

^{*} Pins will default LOW when left open.

Table 2. ATTRIBUTES

| Characte | Value | | | |
|--------------------------------------|----------------------------|-------------------------------|-------------------------------|--|
| Internal Input Pulldown Resistor | | 75 kΩ | | |
| Internal Input Pullup Resistor | | N, | /A | |
| ESD Protection | > 4 > 20 > 2 | 00 V | | |
| Moisture Sensitivity, Indefinite Tim | ne Out of Drypack (Note 1) | Pb Pkg | Pb-Free Pkg | |
| | SOIC-8 TSSOP-8 DFN8 | Level 1 Level 1 Level 1 | Level 1 Level 3 Level 1 | |
| Flammability Rating | UL-94 V-0 | @ 0.125 in | | |
| Transistor Count | 111 D | evices | | |
| Meets or exceeds JEDEC Spec E | IA/JESD78 IC Latchup Test | | | |

^{1.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|-------------------|--|--|--------------------------|----------------------|--------------|
| V _{CC} | Positive Power Supply | GND = 0 V | V _{EE} = -5.0 V | 3.8 | V |
| V _{EE} | Negative Power Supply | GND = 0 V | V _{CC} = +3.3 V | -6 | V |
| V _{IN} | Input Voltage | GND = 0 V | | 0 to V _{EE} | V |
| I _{BB} | V _{BB} Sink/Source | | | ± 0.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | 8 SOIC 8 SOIC | 190 130 | °C/W °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | 8 SOIC | 41 to 44 | °C/W |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | 8 TSSOP 8 TSSOP | 185 140 | °C/W °C/W |
| θ _{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | 8 TSSOP | 41 to 44 | °C/W |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | DFN8 DFN8 | 129 84 | °C/W °C/W |
| T _{sol} | Wave Solder Pb Pb-Free | <2 to 3 sec @ 248°C <2 to 3 sec @ 260°C | | 265 265 | °C |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | (Note 2) | DFN8 | 35 to 40 | °C/W |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2. JEDEC standard multilayer board - 2S2P (2 signal, 2 power)

Table 4. NECL DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$; $V_{EE} = -5.5 \text{ V}$ to -3.0 V; GND = 0.0 V (Note 3)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|--|-----------------|-------|-------|-----------------|-------|-------|-------------------|-------|-------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| IEE | Power Supply Current | 8.0 | 16 | 25 | 8.0 | 16 | 25 | 8.0 | 16 | 25 | mA |
| V _{IH} | Input HIGH Voltage Single-Ended | -1225 | | -880 | -1225 | | -880 | -1225 | | -880 | mV |
| V _{IL} | Input LOW Voltage Single-Ended | -1945 | | -1625 | -1945 | | -1625 | -1945 | | -1625 | mV |
| V_{BB} | Output Voltage Reference | -1525 | -1425 | -1325 | -1525 | -1425 | -1325 | -1525 | -1425 | -1325 | mV |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Note 4) | V _{EE} | + 2.0 | 0.0 | V _{EE} | + 2.0 | 0.0 | V _{EE} · | + 2.0 | 0.0 | V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

^{3.} Input parameters vary 1:1 with GND.

^{4.} V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

 $\textbf{Table 5. TTL OUTPUT DC CHARACTERISTICS} \ \ V_{CC} = \ 3.3 \ \ V; \ \ V_{EE} = -5.5 \ \ V \ \ to \ -3.0 \ \ V; \ GND = 0.0 \ \ V; \ T_A = \ -40 ^{\circ}C \ \ to \ 85 ^{\circ}C$

| Symbol | Characteristic | Condition | Min | Тур | Max | Unit |
|------------------|----------------------|----------------------------|-----|-----|-----|------|
| V _{OH} | Output HIGH Voltage | $I_{OH} = -3.0 \text{ mA}$ | 2.2 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 24 mA | | | 0.5 | V |
| I _{CCH} | Power Supply Current | | 6 | 10 | 14 | mA |
| I _{CCL} | Power Supply Current | | 7 | 12 | 17 | mA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 6. AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V; $V_{EE} = -5.5 \text{ V}$ to -3.0 V; GND = 0.0 V (Note 5)

| | | | -40°C | | | 25°C | | | 85°C | | |
|-------------------------------------|--|------------|-------------|-------------|------------|-------------|-------------|------------|-------------|-------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Frequency (See Figure 2 F _{max} /JITTER) | 275 | | | 275 | | | 275 | | | MHz |
| t _{PLH} , t _{PHL} | Propagation Delay to Output Differential (Cross-Point to 1.5 V) | 500 | 950 | 1300 | 800 | 950 | 1600 | 800 | 960 | 1600 | ps |
| t _{SKPP} | Device-to-Device Skew (Note 6) | | | 500 | | | 500 | | | 500 | ps |
| t _{JITTER} | Random Clock Jitter (RMS) (See Figure 2 F _{max} /JITTER) | | 0.2 | < 1 | | 0.2 | < 1 | | 0.2 | < 1 | ps |
| V _{PP} | Input Voltage Swing (Differential) | 150 | 800 | 1200 | 150 | 800 | 1200 | 150 | 800 | 1200 | mV |
| t _r t _f | Output Rise/Fall Times Q, \overline{Q} (0.8 V – 2.0 V) | 300 900 | 474 1160 | 600 1400 | 300 900 | 459 1100 | 600 1400 | 300 900 | 457 1100 | 600 1400 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Measured with a 750 mV 50% duty-cycle clock source. R_L = 500 Ω to GND and C_L = 20 pF to GND. Refer to Figure 3.
- 6. Skews are measured between outputs under identical conditions.




Figure 2. F_{max}/Jitter




Figure 3. TTL Output Loading Used for Device Evaluation

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|----------------------|-----------------------|
| MC100EPT25D | SOIC-8 | 98 Units / Rail |
| MC100EPT25DG | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC100EPT25DR2 | SOIC-8 | 2500 / Tape & Reel |
| MC100EPT25DR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |
| MC100EPT25DT | TSSOP-8 | 100 Units / Rail |
| MC100EPT25DTG | TSSOP-8 (Pb-Free) | 100 Units / Rail |
| MC100EPT25DTR2 | TSSOP-8 | 2500 / Tape & Reel |
| MC100EPT25DTR2G | TSSOP-8 (Pb-Free) | 2500 / Tape & Reel |
| MC100EPT25MNR4 | DFN8 | 1000 / Tape & Reel |
| MC100EPT25MNR4G | DFN8 (Pb-Free) | 1000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AJ**



NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MOLD PROTRUSION.


 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 | 7 BSC | 0.050 BSC | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-8 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH
 OR GATE BURRS SHALL NOT EXCEED 0.15
 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH OR
 PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
 DED SIDE.
- PER SIDE.


 5. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 2.90 | 3.10 | 0.114 | 0.122 |
| В | 2.90 | 3.10 | 0.114 | 0.122 |
| С | 0.80 | 1.10 | 0.031 | 0.043 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.40 | 0.70 | 0.016 | 0.028 |
| G | 0.65 | BSC | 0.026 | BSC |
| K | 0.25 | 0.40 | 0.010 | 0.016 |
| L | 4.90 | BSC | 0.193 | BSC |
| М | 0 ° | 6 ° | 0° | 6° |

PACKAGE DIMENSIONS

DFN8







NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994 .
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| | MILLIN | IETERS | | |
|-----|----------|--------|--|--|
| DIM | MIN | MAX | | |
| Α | 0.80 | 1.00 | | |
| A1 | 0.00 | 0.05 | | |
| A3 | 0.20 REF | | | |
| b | 0.20 | 0.30 | | |
| D | 2.00 BSC | | | |
| D2 | 1.10 | 1.30 | | |
| E | 2.00 | BSC | | |
| E2 | 0.70 | 0.90 | | |
| е | 0.50 BSC | | | |
| K | 0.20 | | | |
| L | 0.25 | 0.35 | | |

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative