

High Performance Current Mode Controllers

NCV3843BV

The NCV3843BV is a high performance fixed frequency current mode controller. They are specifically designed for Off-Line and DC-DC converter applications offering the designer a cost-effective solution with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.


Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, programmable output deadtime, and a latch for single pulse metering.

These devices are available in a surface mount (SOIC-8) plastic package as well as the 14-pin plastic surface mount (SOIC-14). The SOIC-14 package has separate power and ground pins for the totem pole output stage.

The NCV3843BV is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

Features

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- These are Pb-Free Devices




SOIC-14
D SUFFIX
CASE 751A




SOIC-8
D1 SUFFIX
CASE 751

PIN CONNECTIONS



(Top View)




(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 15 of this data sheet.



Pin numbers in parenthesis are for the D suffix SOIC-14 package.

Figure 1. Simplified Block Diagram

MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V_{CC}, V_C	Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec)	30	V
$(I_{CC} + I_Z)$	Total Power Supply and Zener Current	30	mA
I_O	Output Current, Source or Sink	1.0	A
W	Output Energy (Capacitive Load per Cycle)	5.0	μ J
V_{in}	Current Sense and Voltage Feedback Inputs	-0.3 to + 5.5	V
I_O	Error Amp Output Sink Current	10	mA
P_D $R_{\theta JA}$	Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, SOIC-14 Case 751A Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$ Thermal Resistance, Junction-to-Air	862 145	mW $^\circ\text{C/W}$
P_D $R_{\theta JA}$	D1 Suffix, Plastic Package, SOIC-8 Case 751 Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$ Thermal Resistance, Junction-to-Air	702 178	mW $^\circ\text{C/W}$
T_J	Operating Junction Temperature	+150	$^\circ\text{C}$
T_A	Operating Ambient Temperature	-40 to +125	$^\circ\text{C}$
T_{stg}	Storage Temperature Range	- 65 to +150	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- This device series contains ESD protection and exceeds the following tests:
Human Body Model 4000 V per JEDEC Standard JESD22-A114B
Machine Model Method 200 V per JEDEC Standard JESD22-A115-A
- This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78



NCV3843BV

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$ [Note 3], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$. For typical values $T_A = 25\text{ }^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 4], unless otherwise noted.)

Symbol	Characteristics	Min	Typ	Max	Unit
--------	-----------------	-----	-----	-----	------

REFERENCE SECTION

V_{ref}	Reference Output Voltage ($I_O = 1.0\text{ mA}$, $T_J = 25\text{ }^{\circ}\text{C}$)	4.9	5.0	5.1	V
Reg_{line}	Line Regulation ($V_{CC} = 12\text{ V to } 25\text{ V}$)	–	2.0	20	mV
Reg_{load}	Load Regulation ($I_O = 1.0\text{ mA to } 20\text{ mA}$)	–	3.0	25	mV
T_S	Temperature Stability	–	0.2	–	mV/ $^{\circ}\text{C}$
V_{ref}	Total Output Variation over Line, Load, and Temperature	4.82	–	5.18	V
V_n	Output Noise Voltage ($f = 10\text{ Hz to } 10\text{ kHz}$, $T_J = 25\text{ }^{\circ}\text{C}$)	–	50	–	μV
S	Long Term Stability ($T_A = 125\text{ }^{\circ}\text{C}$ for 1000 Hours)	–	5.0	–	mV
I_{SC}	Output Short Circuit Current	– 30	– 85	– 180	mA

OSCILLATOR SECTION

f_{OSC}	Frequency $T_J = 25\text{ }^{\circ}\text{C}$ $T_A = T_{low}\text{ to } T_{high}$ $T_J = 25\text{ }^{\circ}\text{C}$ ($R_T = 6.2\text{ k}$, $C_T = 1.0\text{ nF}$)	49 48 225	52 – 250	55 56 275	kHz
$\Delta f_{OSC}/\Delta V$	Frequency Change with Voltage ($V_{CC} = 12\text{ V to } 25\text{ V}$)	–	0.2	1.0	%
$\Delta f_{OSC}/\Delta T$	Frequency Change with Temperature, $T_A = T_{low}\text{ to } T_{high}$	–	0.5	–	%
V_{OSC}	Oscillator Voltage Swing (Peak-to-Peak)	–	1.6	–	V
I_{dischg}	Discharge Current ($V_{OSC} = 2.0\text{ V}$) $T_J = 25\text{ }^{\circ}\text{C}$, $T_A = T_{low}\text{ to } T_{high}$	7.8 7.2	8.3 –	8.8 8.8	mA

ERROR AMPLIFIER SECTION

V_{FB}	Voltage Feedback Input ($V_O = 2.5\text{ V}$)	2.42	2.5	2.58	V
I_{IB}	Input Bias Current ($V_{FB} = 5.0\text{ V}$)	–	– 0.1	– 2.0	μA
A_{VOL}	Open Loop Voltage Gain ($V_O = 2.0\text{ V to } 4.0\text{ V}$)	65	90	–	dB
BW	Unity Gain Bandwidth ($T_J = 25\text{ }^{\circ}\text{C}$)	0.7	1.0	–	MHz
$PSRR$	Power Supply Rejection Ratio ($V_{CC} = 12\text{ V to } 25\text{ V}$)	60	70	–	dB
I_{Sink} I_{Source}	Output Current Sink ($V_O = 1.1\text{ V}$, $V_{FB} = 2.7\text{ V}$) Source ($V_O = 5.0\text{ V}$, $V_{FB} = 2.3\text{ V}$)	2.0 – 0.5	12 – 1.0	– –	mA
V_{OH} V_{OL}	Output Voltage Swing High State ($R_L = 15\text{ k to ground}$, $V_{FB} = 2.3\text{ V}$) Low State ($R_L = 15\text{ k to } V_{ref}$, $V_{FB} = 2.7\text{ V}$)	5.0 –	6.2 0.8	– 1.2	V

CURRENT SENSE SECTION

A_V	Current Sense Input Voltage Gain (Notes 5 and 6)	2.85	3.0	3.25	V/V
V_{th}	Maximum Current Sense Input Threshold (Note 5)	0.85	1.0	1.1	V
$PSRR$	Power Supply Rejection Ratio ($V_{CC} = 12\text{ V to } 25\text{ V}$, Note 5)	–	70	–	dB
I_{IB}	Input Bias Current	–	– 2.0	– 10	μA
$t_{PLH(In/Out)}$	Propagation Delay (Current Sense Input to Output)	–	150	300	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Adjust V_{CC} above the Startup threshold before setting to 15 V.
- Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
NCV3843BV: $T_{low} = -40\text{ }^{\circ}\text{C}$, $T_{high} = +125\text{ }^{\circ}\text{C}$. Guaranteed by design.
NCV prefix is for automotive and other applications requiring site and change control.
- This parameter is measured at the latch trip point with $V_{FB} = 0\text{ V}$.
- Comparator gain is defined as: $A_V = \frac{\Delta V_{\text{Output Compensation}}}{\Delta V_{\text{Current Sense Input}}}$

NCV3843BV

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$ [Note 7], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$. For typical values $T_A = 25\text{ }^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 8], unless otherwise noted.)

Symbol	Characteristics	Min	Typ	Max	Unit
--------	-----------------	-----	-----	-----	------

OUTPUT SECTION

V_{OL}	Output Voltage Low State ($I_{Sink} = 20\text{ mA}$)	–	0.1	0.4	V
V_{OH}	High State ($I_{Source} = 20\text{ mA}$)	–	1.6	2.3	
	($I_{Sink} = 200\text{ mA}$)	12.9	13.5	–	
	($I_{Source} = 200\text{ mA}$)	12	13.4	–	
$V_{OL(UVLO)}$	Output Voltage with UVLO Activated ($V_{CC} = 6.0\text{ V}$, $I_{Sink} = 1.0\text{ mA}$)	–	0.1	1.1	V
t_r	Output Voltage Rise Time ($C_L = 1.0\text{ nF}$, $T_J = 25\text{ }^{\circ}\text{C}$)	–	50	150	ns
t_f	Output Voltage Fall Time ($C_L = 1.0\text{ nF}$, $T_J = 25\text{ }^{\circ}\text{C}$)	–	50	150	ns

UNDERVOLTAGE LOCKOUT SECTION

V_{th}	Startup Threshold (V_{CC})	7.8	8.4	9.0	V
$V_{CC(min)}$	Minimum Operating Voltage After Turn-On (V_{CC})	7.0	7.6	8.2	V

PWM SECTION

$DC_{(max)}$	Duty Cycle Maximum	93	96	–	%
$DC_{(min)}$	Minimum	–	–	0	

TOTAL DEVICE

$I_{CC} + I_C$	Power Supply Current (Note 7) Startup ($V_{CC} 6.5\text{ V}$) Startup ($V_{CC} 14\text{ V}$)	– –	0.3 12	0.5 17	mA
V_Z	Power Supply Zener Voltage ($I_{CC} = 25\text{ mA}$)	30	36	–	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


7. Adjust V_{CC} above the Startup threshold before setting to 15 V.

8. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

NCV3843BV: $T_{low} = -40\text{ }^{\circ}\text{C}$, $T_{high} = +125\text{ }^{\circ}\text{C}$. Guaranteed by design.

NCV prefix is for automotive and other applications requiring site and change control.





$$F_{sw} \approx \frac{1}{C_t (0.588 R_t + 217)}$$

C_t in farads and R_t in ohms

Figure 2. Timing Resistor versus Oscillator Frequency




Figure 3. Output Deadtime versus Oscillator Frequency




Figure 4. Oscillator Discharge Current versus Temperature




Figure 5. Maximum Output Duty Cycle versus Timing Resistor




Figure 6. Error Amp Small Signal Transient Response




Figure 7. Error Amp Large Signal Transient Response




Figure 8. Error Amp Open Loop Gain and Phase versus Frequency




Figure 9. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 10. Reference Voltage Change versus Source Current




Figure 11. Reference Short Circuit Current versus Temperature




Figure 12. Reference Load Regulation




Figure 13. Reference Line Regulation




Figure 14. Output Saturation Voltage versus Load Current




Figure 15. Output Waveform




Figure 16. Output Cross Conduction




Figure 17. Supply Current versus Supply Voltage

PIN FUNCTION DESCRIPTION

8-Pin	14-Pin	Function	Description
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	R_T/C_T	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 500 kHz is possible.
5		GND	This pin is the combined control circuitry and power ground.
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin.
7	12	V_{CC}	This pin is the positive supply of the control IC.
8	14	V_{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .
	8	Power Ground	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
	11	V_C	The Output high state (V_{OH}) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	GND	This pin is the control circuitry ground return and is connected back to the power source ground.
	2,4,6,13	NC	No connection. These pins are not internally connected.

OPERATING DESCRIPTION

The NCV3843BV is a high performance, fixed frequency, current mode controller. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost-effective solution with minimal external components. A representative block diagram is shown in Figure 18.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components R_T and C_T . Capacitor C_T is charged from the 5.0 V reference through resistor R_T to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of C_T , the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. Figure 2 shows R_T versus Oscillator Frequency and Figure 3, Output Deadtime versus Frequency, both for given values of C_T . Note that many values of R_T and C_T will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated to within $\pm 6\%$ at 50 kHz. The NCV3843BV is guaranteed to within $\pm 10\%$ at 250 kHz. These internal circuit refinements minimize variations of oscillator frequency and maximum output duty cycle. The results are shown in Figures 4 and 5.

In many noise-sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 21. For reliable locking, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi-unit synchronization is shown in Figure 22. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved.

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 8). The non-inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0 \mu\text{A}$ which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 32). The output voltage is offset by two diode drops ($\approx 1.4 \text{ V}$) and divided by three before it connects to the non-inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when pin 1 is at its lowest state (V_{OL}). This occurs when the power supply is operating and the load

is removed, or at the beginning of a soft-start interval (Figures 24, 25). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$R_{f(\min)} \approx \frac{3.0 (1.0 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The NCV3843BV operates as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground-referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{pk} = \frac{V(\text{Pin 1}) - 1.4 \text{ V}}{3 R_S}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(\max)} = \frac{1.0 \text{ V}}{R_S}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 23. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(\max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure 27).




Figure 18. Representative Block Diagram




Figure 19. Timing Diagram

Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 8.4 V/7.6 V for the NCV3843BV. The V_{ref} comparator upper and lower thresholds are 3.6 V/3.4 V. The NCV3843BV is intended for lower voltage DC-to-DC converter applications. A 36 V Zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage (V_{CC}) for the NCV3843BV is 8.2 V.

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull-down resistor.

The SOIC-14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the designer added flexibility in tailoring the drive voltage independent of V_{CC} . A Zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater than 20 V. Figure 26 shows proper power and control ground connections in a current-sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 2.0\%$ on the NCV3843BV. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short - circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise

pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μ F) connected directly to V_{CC} , V_C , and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise-generating components.

Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current. This instability is independent of the regulator's closed loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure 20A shows the phenomenon graphically. At t_0 , switch conduction begins, causing the inductor current to rise at a slope of m_1 . This slope is a function of the input voltage divided by the inductance. At t_1 , the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m_2 , until the next oscillator cycle. The unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small ΔI (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn-on (t_2) is increased by $\Delta I + \Delta I m_2/m_1$. The minimum current at the next cycle (t_3) decreases to $(\Delta I + \Delta I m_2/m_1) (m_2/m_1)$. This perturbation is multiplied by m_2/m_1 on each succeeding cycle, alternately increasing and decreasing the inductor current at switch turn-on. Several oscillator cycles may be required before the inductor current reaches zero causing the process to commence again. If m_2/m_1 is greater than 1, the converter will be unstable. Figure 20B shows that by adding an artificial ramp that is synchronized with the PWM clock to the control voltage, the ΔI perturbation will decrease to zero on succeeding cycles. This compensating ramp (m_3) must have a slope equal to or slightly greater than $m_2/2$ for stability. With $m_2/2$ slope compensation, the average inductor current follows the control voltage, yielding true current mode operation. The compensating ramp can be derived from the oscillator and added to either the Voltage Feedback or Current Sense inputs (Figure 33).





Figure 20. Continuous Current Waveforms



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of C_T to go more than 300 mV below ground.

Figure 21. External Clock Synchronization




Figure 22. External Duty Cycle Clamp and Multi-Unit Synchronization




Figure 23. Adjustable Reduction of Clamp Level




Figure 24. Soft-Start Circuit





Figure 25. Adjustable Buffered Reduction of Clamp Level with Soft-Start



Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over-current conditions, a reduction of the $I_{pk(max)}$ clamp level must be implemented. Refer to Figures 23 and 25.

Figure 26. Current Sensing Power MOSFET






Figure 27. Current Waveform Spike Suppression



Series gate resistor R_g will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

Figure 28. MOSFET Parasitic Oscillations



The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C_1 .

Figure 29. Bipolar Transistor Drive






Figure 30. Isolated MOSFET Drive




The MCR101 SCR must be selected for a holding of $< 0.5 \text{ mA}$ @ $T_{A(\min)}$. The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 31. Latched Shutdown

NCV3843BV




Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.



Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.

Figure 32. Error Amplifier Compensation



The buffered oscillator ramp can be resistively summed with either the voltage feedback or current sense inputs to provide slope compensation.

Figure 33. Slope Compensation


NCV3843BV

ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping†
NCV3843BVD1R2G	T _A = -40 ° to +125 °C	SOIC-8 (Pb-Free)	2,500 Tape & Reel
NCV3843BVDR2G		SOIC-14 (Pb-Free)	2,500 Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

MARKING DIAGRAMS




A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or ■ = Pb-Free Package

NCV3843BV

REVISION HISTORY

Revision	Description of Changes	Date
4	Rebranded the Data Sheet to onsemi format.	2/9/2026






SCALE 1:1

SOIC-8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011





NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

GENERIC
MARKING DIAGRAM*



XXXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

XXXXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
▪ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


SOIC-8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 2 OF 2




onsemi and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



SCALE 1:1


SOIC-14 NB
CASE 751A-03
ISSUE L

DATE 03 FEB 2016


NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
A3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0°	7°	0°	7°

SOLDERING FOOTPRINT*


DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*


XXXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-14 NB	PAGE 1 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14
CASE 751A-03
ISSUE L

DATE 03 FEB 2016

STYLE 1:
 PIN 1. COMMON CATHODE
 2. ANODE/CATHODE
 3. ANODE/CATHODE
 4. NO CONNECTION
 5. ANODE/CATHODE
 6. NO CONNECTION
 7. ANODE/CATHODE
 8. ANODE/CATHODE
 9. ANODE/CATHODE
 10. NO CONNECTION
 11. ANODE/CATHODE
 12. ANODE/CATHODE
 13. NO CONNECTION
 14. COMMON ANODE

STYLE 2:
 CANCELLED

STYLE 3:
 PIN 1. NO CONNECTION
 2. ANODE
 3. ANODE
 4. NO CONNECTION
 5. ANODE
 6. NO CONNECTION
 7. ANODE
 8. ANODE
 9. ANODE
 10. NO CONNECTION
 11. ANODE
 12. ANODE
 13. NO CONNECTION
 14. COMMON CATHODE

STYLE 4:
 PIN 1. NO CONNECTION
 2. CATHODE
 3. CATHODE
 4. NO CONNECTION
 5. CATHODE
 6. NO CONNECTION
 7. CATHODE
 8. CATHODE
 9. CATHODE
 10. NO CONNECTION
 11. CATHODE
 12. CATHODE
 13. NO CONNECTION
 14. COMMON ANODE

STYLE 5:
 PIN 1. COMMON CATHODE
 2. ANODE/CATHODE
 3. ANODE/CATHODE
 4. ANODE/CATHODE
 5. ANODE/CATHODE
 6. NO CONNECTION
 7. COMMON ANODE
 8. COMMON CATHODE
 9. ANODE/CATHODE
 10. ANODE/CATHODE
 11. ANODE/CATHODE
 12. ANODE/CATHODE
 13. NO CONNECTION
 14. COMMON ANODE

STYLE 6:
 PIN 1. CATHODE
 2. CATHODE
 3. CATHODE
 4. CATHODE
 5. CATHODE
 6. CATHODE
 7. CATHODE
 8. ANODE
 9. ANODE
 10. ANODE
 11. ANODE
 12. ANODE
 13. ANODE
 14. ANODE

STYLE 7:
 PIN 1. ANODE/CATHODE
 2. COMMON ANODE
 3. COMMON CATHODE
 4. ANODE/CATHODE
 5. ANODE/CATHODE
 6. ANODE/CATHODE
 7. ANODE/CATHODE
 8. ANODE/CATHODE
 9. ANODE/CATHODE
 10. ANODE/CATHODE
 11. COMMON CATHODE
 12. COMMON ANODE
 13. ANODE/CATHODE
 14. ANODE/CATHODE

STYLE 8:
 PIN 1. COMMON CATHODE
 2. ANODE/CATHODE
 3. ANODE/CATHODE
 4. NO CONNECTION
 5. ANODE/CATHODE
 6. ANODE/CATHODE
 7. COMMON ANODE
 8. COMMON ANODE
 9. ANODE/CATHODE
 10. ANODE/CATHODE
 11. NO CONNECTION
 12. ANODE/CATHODE
 13. ANODE/CATHODE
 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-14 NB	PAGE 2 OF 2

onsemi and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

