



EDO DRAM

MT4C1M16E5 – 1 Meg x 16, 5V
MT4LC1M16E5 – 1 Meg x 16, 3.3V

For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/sdramds.html

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts, and packages
- High-performance CMOS silicon-gate process
- Single power supply (+3.3V $\pm$ 0.3V or 5V $\pm$ 10%)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR), HIDDEN; optional self refresh (S)
- BYTE WRITE access cycles
- 1,024-cycle refresh (10 row, 10 column addresses)
- Extended Data-Out (EDO) PAGE MODE access
- 5V-tolerant inputs and I/Os on 3.3V devices

OPTIONS

- Voltages¹

3.3V
5V

- Refresh Addressing
1,024 (1K) rows

- Packages

Plastic SOJ (400 mil)
Plastic TSOP (400 mil)

- Timing

50ns access
60ns access

- Refresh Rates

Standard Refresh (16ms period)
Self Refresh (128ms period)

- Operating Temperature Range

Commercial (0°C to +70°C)
Extended (-20°C to +80°C)

MARKING

LC
C

E5

DJ
TG

-5
-6

None
S²

None
ET

Part Number Example:

MT4LC1M16E5TG-6


NOTE: 1. The third field distinguishes the low voltage offering: LC designates Vcc = 3.3V and C designates Vcc = 5V.
2. Available only on MT4LC1M16E5 (3.3V)

KEY TIMING PARAMETERS


SPEED	t _{RC}	t _{RAC}	t _{PC}	t _{AA}	t _{CAC}	t _{CAS}
-5	84ns	50ns	20ns	25ns	15ns	8ns
-6	104ns	60ns	25ns	30ns	17ns	10ns

PIN ASSIGNMENT (Top View)

44/50-Pin TSOP



42-Pin SOJ



NOTE: The "#" symbol indicates signal is active LOW.

1 MEG x 16 EDO DRAM PART NUMBERS

PART NUMBER	Vcc	REFRESH	PACKAGE	REFRESH
MT4LC1M16E5DJ-x	3.3V	1K	400-SOJ	Standard
MT4LC1M16E5DJ-xS	3.3V	1K	400-SOJ	Self
MT4LC1M16E5TG-x	3.3V	1K	400-TSOP	Standard
MT4LC1M16E5TG-xS	3.3V	1K	400-TSOP	Self
MT4C1M16E5DJ-x	5V	1K	400-SOJ	Standard
MT4C1M16E5TG-x	5V	1K	400-TSOP	Standard

NOTE: "-x" indicates speed grade marking under timing options.

GENERAL DESCRIPTION

The 1 Meg x 16 is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x16 configuration. The 1 Meg x 16 has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins (CASL# and CASH#). These function like a single CAS# found on other DRAMs in that either CASL# or CASH# will generate an internal CAS#.

The CAS# function and timing are determined by the first CAS# (CASL# or CASH#) to transition LOW and the last CAS# to transition back HIGH. Using only one

GENERAL DESCRIPTION (continued)

of the two signals results in a BYTE WRITE cycle. CASL# transitioning LOW selects an access cycle for the lower byte (DQ0-DQ7), and CASH# transitioning LOW selects an access cycle for the upper byte (DQ8-DQ15).

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. RAS# is used to latch the first 10 bits and CAS#, the latter 10 bits. The CAS# function also determines whether the cycle will be a refresh cycle (RAS# ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS# goes LOW.

The CASL# and CASH# inputs internally generate a CAS# signal that functions like the single CAS# input on other DRAMs. The key difference is each CAS# input (CASL# and CASH#) controls its corresponding eight DQ inputs during WRITE accesses. CASL# controls DQ0-DQ7, and CASH# controls DQ8-DQ15. The two CAS# controls give the 1 Meg x 16 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS# (CASL# or CASH#), whichever occurs last. An EARLY WRITE occurs when WE is taken LOW prior to either CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE falls after CAS# (CASL# or CASH#) was taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z, regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no WRITE will occur, and the data outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE# and WE#.

The 1 Meg x 16 DRAM must be refreshed periodically in order to retain stored data.




Figure 1
OE# Control of DQs

PAGE ACCESS

Page operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The page cycle is always initiated with a row address strobed in by RAS#, followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding RAS# LOW, thus executing faster memory cycles. Returning RAS# HIGH terminates the page mode of operation, i.e., closes the page.

EDO PAGE MODE

The 1 Meg x 16 provides EDO PAGE MODE, which is an accelerated FAST-PAGE-MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# returns HIGH. EDO provides for CAS# precharge time (t_{CP}) to occur without the output data going invalid. This elimination of CAS# output control provides for pipelined READs.

FAST-PAGE-MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO-PAGE-MODE DRAMs operate like FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after CAS# goes HIGH during READs, provided RAS# and OE# are held LOW. If OE# is pulsed while RAS# and CAS# are LOW, data will toggle from valid data to High-Z and back to the same valid data. If OE# is toggled or pulsed after CAS# goes HIGH

while RAS# remains LOW, data will transition to and remain High-Z (refer to Figure 1). WE# can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

During an application, if the DQ outputs are wire OR'd, OE# must be used to disable idle banks of DRAMs. Alternatively, pulsing WE# to the idle banks during CAS# HIGH time will also High-Z the outputs. Independent of OE# control, the outputs will disable after t_{OFF} , which is referenced from the rising edge of RAS# or CAS#, whichever occurs last.

BYTE ACCESS CYCLE

The BYTE WRITES and BYTE READs are determined by the use of CASL# and CASH#. Enabling CASL# selects a lower BYTE access (DQ0-DQ7). Enabling CASH# selects an upper BYTE access (DQ8-DQ15). Enabling both CASL# and CASH# selects a WORD WRITE cycle.

The 1 Meg x 16 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the CAS# inputs. Figure 3 illustrates the BYTE WRITE and WORD WRITE cycles.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS# precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY WRITE on one byte and a LATE WRITE on the other byte are not allowed during the same cycle.




Figure 2
WE# Control of DQs

However, an EARLY WRITE on one byte and a LATE WRITE on the other byte, after a CAS# precharge has been satisfied, are permissible.

DRAM REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR or HIDDEN) so that all 1,024 combinations of RAS# addresses are executed within t_{REF} (MAX), regardless of sequence. The CBR, EXTENDED and SELF REFRESH cycles will invoke the internal refresh counter for automatic RAS# addressing.

An optional self refresh mode is available on the "S" version. The self refresh feature is initiated by performing a CBR REFRESH cycle and holding RAS# LOW for the specified t_{RASS} . The "S" option allows the user the choice of a fully static, low-power data retention mode or a dynamic refresh mode at the extended refresh period of 128ms, or 125 μ s per row, when using a

distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or battery backup mode.

The self refresh mode is terminated by driving RAS# HIGH for a minimum time of t_{RPS} . This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting self refresh. However, if the DRAM controller utilizes a RAS#-ONLY or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

STANDBY

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS# HIGH time.





Figure 3
WORD and BYTE WRITE Example

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Pin Relative to Vss

3.3V -1V to +4.6V

5V -1V to +7V

Voltage on NC, Inputs or I/O Pins Relative to Vss:

3.3V -1V to +5.5V

5V -1V to +7V

Operating Temperature

T_A (commercial) 0°C to +70°C

T_A (extended) -20°C to +80°C

Storage Temperature (plastic) -55°C to +150°C

Power Dissipation 1W

Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1; notes appear on pages 10-11)

PARAMETER/CONDITION	SYMBOL	3.3V		5V		UNITS	NOTES
		MIN	MAX	MIN	MAX		
SUPPLY VOLTAGE	V _{CC}	3.0	3.6	4.5	5.5	V	
INPUT HIGH VOLTAGE: Valid Logic 1; All inputs, I/Os and any NC	V _{IH}	2.0	5.5	2.4	V _{CC} + 1	V	
INPUT LOW VOLTAGE: Valid Logic 0; All inputs, I/Os and any NC	V _{IL}	-1.0	0.8	-0.5	0.8	V	
INPUT LEAKAGE CURRENT: Any input at V _{IN} (0V ≤ V _{IN} ≤ V _{IH} [MAX]); All other pins not under test = 0V	I _I	-2	2	-2	2	μA	4
OUTPUT HIGH VOLTAGE: I _{OUT} = -2mA(3.3V), -5mA(5V)	V _{OH}	2.4	–	2.4	–	V	
OUTPUT LOW VOLTAGE: I _{OUT} = 2mA(3.3V), 4.2mA(5V)	V _{OL}	–	0.4	–	0.4	V	
OUTPUT LEAKAGE CURRENT: Any output at V _{OUT} (0V ≤ V _{OUT} ≤ 5.5V); DQ is disabled and in High-Z state	I _{OZ}	-5	5	-5	5	μA	

ICC OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 2, 3, 5, 8; notes appear on pages 10-11); ($V_{CC}[\text{MIN}] \leq V_{CC} \leq V_{CC}[\text{MAX}]$)

PARAMETER/CONDITION	SYMBOL	SPEED	3.3V	5V	UNITS	NOTES
STANDBY CURRENT: TTL (RAS# = CAS# = V_{IH})	I _{CC1}	ALL	1	2	mA	
STANDBY CURRENT: CMOS (non-"S" version only) (RAS# = CAS# = other inputs = $V_{DD} - 0.2V$)	I _{CC2}	ALL	500	500	μA	
STANDBY CURRENT: CMOS ("S" version only) (RAS# = CAS# = other inputs = $V_{DD} - 0.2V$)	I _{CC2}	ALL	150	150	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC3}	-5 -6	180 170	190 180	mA	6
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = V_{IL} , CAS#, address cycling: $t_{PC} = t_{PC} [\text{MIN}]$)	I _{CC4}	-5 -6	140 130	150 140	mA	6
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V_{IH} : $t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC5}	-5 -6	180 170	190 180	mA	
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC6}	-5 -6	180 170	180 170	mA	7, 9
REFRESH CURRENT: Extended ("S" version only) Average power supply current: CAS# = 0.2V or CBR cycling; RAS# = $t_{RAS} (\text{MIN})$; WE# = $V_{DD} - 0.2V$; A0-A10, OE# and D _{IN} = $V_{DD} - 0.2V$ or 0.2V (D _{IN} may be left open); $t_{RC} = 125\mu s$	I _{CC7}	ALL	300	300	μA	7, 9
REFRESH CURRENT: Self ("S" version only) Average power supply current: CBR with RAS# $\geq t_{RASS} (\text{MIN})$ and CAS# held LOW; WE# = $V_{DD} - 0.2V$; A0-A10, OE# and D _{IN} = $V_{DD} - 0.2V$ or 0.2V (D _{IN} may be left open)	I _{CC8}	ALL	300	300	μA	7, 9

CAPACITANCE

(Notes: 1, 2, 3, 5, 8; notes appear on pages 10-11)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{I1}	5	pF	
Input Capacitance: RAS#, CASL#,CASH#, WE#, OE#	C _{I2}	7	pF	
Input/Output Capacitance: DQ	C _{I0}	7	pF	

AC ELECTRICAL CHARACTERISTICS

(Notes: 2, 3, 9, 10, 11, 12; notes appear on pages 10-11); (V_{CC}[MIN] ≤ V_{CC} ≤ V_{CC}[MAX])

AC CHARACTERISTICS		-5		-6		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
Access time from column address	t _{AA}		25		30	ns	
Column-address setup to CAS# precharge	t _{ACH}	12		15		ns	
Column-address hold time (referenced to RAS#)	t _{AR}	38		45		ns	
Column-address setup time	t _{ASC}	0		0		ns	25
Row-address setup time	t _{ASR}	0		0		ns	25
Column address to WE# delay time	t _{AWD}	42		49		ns	13
Access time from CAS#	t _{CAC}		13		15	ns	14, 25
Column-address hold time	t _{CAH}	8		10		ns	25
CAS# pulse width	t _{CAS}	8	10,000	10	10,000	ns	27
CAS# LOW to "Don't Care" during Self Refresh	t _{CHD}	15		15		ns	
CAS# hold time (CBR Refresh)	t _{CHR}	8		10		ns	7, 26
Last CAS# going LOW to first CAS# to return HIGH	t _{CLCH}	5		5		ns	28
CAS# to output in Low-Z	t _{CLZ}	0		0		ns	26
Data output hold after next CAS# LOW	t _{COH}	3		3		ns	
CAS# precharge time	t _{CP}	8		10		ns	15, 30
Access time from CAS# precharge	t _{CPA}		28		35	ns	26
CAS# to RAS# precharge time	t _{CRP}	5		5		ns	26
CAS# hold time	t _{CSH}	38		45		ns	26
CAS# setup time (CBR Refresh)	t _{CSR}	5		5		ns	7, 25
CAS# to WE# delay time	t _{CWD}	28		35		ns	13, 25
WRITE command to CAS# lead time	t _{CWL}	8		10		ns	26
Data-in hold time	t _{DH}	8		10		ns	16, 25
Data-in setup time	t _{DS}	0		0		ns	16, 25
Output disable	t _{OD}	0	12	0	15	ns	
Output enable	t _{OE}		12		15	ns	17
OE# hold time from WE# during READ-MODIFY-WRITE cycle	t _{OEH}	8		10		ns	18
OE# HIGH hold from CAS# HIGH	t _{OEHC}	5		10		ns	18
OE# HIGH pulse width	t _{OEP}	5		5		ns	
OE# LOW to CAS# HIGH setup time	t _{OES}	4		5		ns	
Output buffer turn-off delay	t _{OFF}	0	12	0	15	ns	20, 26

AC ELECTRICAL CHARACTERISTICS (continued)

(Notes: 2, 3, 9, 10, 11, 12; notes appear on pages 10-11); ($V_{CC}[\text{MIN}] \leq V_{CC} \leq V_{CC}[\text{MAX}]$)

AC CHARACTERISTICS		-5		-6		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
OE# setup prior to RAS# during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	t_{PC}	20		25		ns	31
EDO-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	47		56		ns	31
Access time from RAS#	t_{RAC}		50		60	ns	19
RAS# to column-address delay time	t_{RAD}	9		12		ns	21
Row address hold time	t_{RAH}	9		10		ns	
RAS# pulse width	t_{RAS}	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	t_{RASP}	50	125,000	60	125,000	ns	
RAS# pulse width during Self Refresh	t_{RASS}	100		100		μ s	
Random READ or WRITE cycle time	t_{RC}	84		104		ns	
RAS# to CAS# delay time	t_{RCD}	11		14		ns	22, 25
READ command hold time (referenced to CAS#)	t_{RCH}	0		0		ns	23, 27
READ command setup time	t_{RCS}	0		0		ns	25
Refresh period (1,024 cycles)	t_{REF}		16		16	ms	
Refresh period (1,024 cycles) S version	t_{REF}		128		128	ms	
RAS# precharge time	t_{RP}	30		40		ns	
RAS# to CAS# precharge time	t_{RPC}	5		5		ns	
RAS# precharge time exiting Self Refresh	t_{RPS}	90		105		ns	
READ command hold time (referenced to RAS#)	t_{RRH}	0		0		ns	23
RAS# hold time	t_{RSH}	13		15		ns	32
READ-WRITE cycle time	t_{RWC}	116		140		ns	
RAS# to WE# delay time	t_{RWD}	67		79		ns	13
WRITE command to RAS# lead time	t_{RWL}	13		15		ns	
Transition time (rise or fall)	t_T	2	50	2	50	ns	
WRITE command hold time	t_{WCH}	8		10		ns	32
WRITE command hold time (referenced to RAS#)	t_{WCR}	38		45		ns	
WE# command setup time	t_{WCS}	0		0		ns	13, 25
Output disable delay from WE#	t_{WHZ}	0	12	0	15	ns	
WRITE command pulse width	t_{WP}	5		5		ns	
WE# pulse to disable at CAS# HIGH	t_{WPZ}	10		10		ns	
WE# hold time (CBR Refresh)	t_{WRH}	8		10		ns	
WE# setup time (CBR Refresh)	t_{WRP}	8		10		ns	

NOTES


1. All voltages referenced to Vss.
2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ for commercial) and ($-20^{\circ}\text{C} \leq T_A \leq 80^{\circ}\text{C}$ for extended) is ensured.
3. An initial pause of 100 μs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
4. NC pins are assumed to be left floating and are not tested for leakage.
5. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
6. Column address changed once each cycle.
7. Enables on-chip refresh and address counters.
8. This parameter is sampled. $V_{\text{DD}} = +3.3\text{V}$; $f = 1\text{ MHz}$.
9. AC characteristics assume $t_T = 2.5\text{ns}$.
10. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
11. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
12. Measured with a load equivalent to two TTL gates and 100pF; and $V_{\text{OL}} = 0.8\text{V}$ and $V_{\text{OH}} = 2\text{V}$.
13. t_{WCS} , t_{RWD} , t_{AWD} , and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{WCS}} < t_{\text{WCS}}(\text{MIN})$ and $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW results in a LATE WRITE (OE#-controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
14. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
15. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for t_{CP} .
16. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
17. If OE# is tied permanently LOW, LATE WRITE, or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, WE# must be pulsed during CAS# HIGH time in order to place I/O buffers in High-Z.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and $t_{\text{OE}}(\text{HIGH})$ met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS# remains LOW and OE# is taken back LOW after $t_{\text{OE}}(\text{HIGH})$ is met. If CAS# goes HIGH prior to OE# going back LOW, the DQs will remain open.
19. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} . It is referenced from the rising edge of RAS# or CAS#, whichever occurs last.
21. The $t_{\text{RAD}}(\text{MAX})$ limit is no longer specified. $t_{\text{RAD}}(\text{MAX})$ was specified as a reference point only. If t_{RAD} was greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time was controlled exclusively by t_{AA} (t_{RAC} and t_{CAC} no longer applied). With or without the $t_{\text{RAD}}(\text{MAX})$ limit, t_{AA} , t_{RAC} , and t_{CAC} must always be met.
22. The $t_{\text{RCD}}(\text{MAX})$ limit is no longer specified. $t_{\text{RCD}}(\text{MAX})$ was specified as a reference point only. If t_{RCD} was greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time was controlled exclusively by t_{CAC} ($t_{\text{RAC}}[\text{MIN}]$ no longer applied). With or without the t_{RCD} limit, t_{AA} and t_{CAC} must always be met.
23. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
24. The first CAS#x edge to transition LOW.
25. Output parameter (DQx) is referenced to corresponding CAS# input; DQ0-DQ7 by CASL# and DQ8-DQ15 by CASH#.

NOTES (continued)

- 26. Each CAS#x must meet minimum pulse width.
- 27. The last CAS#x edge to transition HIGH.
- 28. Last falling CAS#x edge to first rising CAS#x edge.
- 29. Last rising CAS#x edge to first falling CAS#x edge.
- 30. Last rising CAS#x edge to next cycle's last rising CAS#x edge.

- 31. Last CAS#x to go LOW.
- 32. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.

READ CYCLE




TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		25		30	ns
t_{ACH}	12		15		ns
t_{AR}	38		45		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAC}		13		15	ns
t_{CAH}	8		10		ns
t_{CAS}	8	10,000	10	10,000	ns
t_{CLCH}	5		5		ns
t_{CLZ}	0		0		ns
t_{CRP}	5		5		ns
t_{CSH}	38		45		ns
t_{OD}	0	12	0	15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{OE}		12		15	ns
t_{OFF}	0	12	0	15	ns
t_{RAC}		50		60	ns
t_{RAD}	9		12		ns
t_{RAH}	9		10		ns
t_{RAS}	50	10,000	60	10,000	ns
t_{RC}	84		104		ns
t_{RCD}	11		14		ns
t_{RCH}	0		0		ns
t_{RCS}	0		0		ns
t_{RP}	30		40		ns
t_{RRH}	0		0		ns
t_{RSH}	13		15		ns

NOTE: 1. t_{OFF} is referenced from rising edge of RAS# or CAS#, whichever occurs last.

EARLY WRITE CYCLE




TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t _{ACH}	12		15		ns
t _{AR}	38		45		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAH}	8		10		ns
t _{CAS}	8	10,000	10	10,000	ns
t _{CLCH}	5		5		ns
t _{CRP}	5		5		ns
t _{CSH}	38		45		ns
t _{CWL}	8		10		ns
t _{DH}	8		10		ns
t _{DS}	0		0		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t _{RAD}	9		12		ns
t _{RAH}	9		10		ns
t _{RAS}	50	10,000	60	10,000	ns
t _{RC}	84		104		ns
t _{RCD}	11		14		ns
t _{RP}	30		40		ns
t _{RSH}	13		15		ns
t _{RWL}	13		15		ns
t _{WCH}	8		10		ns
t _{WCR}	38		45		ns
t _{WCS}	0		0		ns
t _{WP}	5		5		ns

READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)



TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		25		30	ns
t_{ACH}	12		15		ns
t_{AR}	38		45		ns
t_{ASC}	0		0		ns
t_{AWD}	42		49		ns
t_{ASR}	0		0		ns
t_{CAC}		13		15	ns
t_{CAH}	8		10		ns
t_{CAS}	8	10,000	10	10,000	ns
t_{CLCH}	5		5		ns
t_{CLZ}	0		0		ns
t_{CRP}	5		5		ns
t_{CSH}	38		45		ns
t_{CWD}	28		35		ns
t_{CWL}	8		10		ns
t_{DH}	8		10		ns


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{DS}	0		0		ns
t_{OD}	0	12	0	15	ns
t_{OE}		12		15	ns
t_{OEH}	8		10		ns
t_{RAC}		50		60	ns
t_{RAD}	9		12		ns
t_{RAH}	9		10		ns
t_{RAS}	50	10,000	60	10,000	ns
t_{RCD}	11		14		ns
t_{RCS}	0		0		ns
t_{RP}	30		40		ns
t_{RSH}	13		15		ns
t_{RWC}	116		140		ns
t_{RWD}	67		79		ns
t_{RWL}	13		15		ns
t_{WP}	5		5		ns

[illegible]

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLCH	5		5		ns
^t CLZ	0		0		ns
^t COH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t OD	0	12	0	15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
^t OE		12		15	ns
^t OEHC	5		10		ns
^t OEP	5		5		ns
^t OES	4		5		ns
^t OFF	0	12	0	15	ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		1ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
^t RSH	13		15		ns

EDO-PAGE-MODE EARLY WRITE CYCLE



TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{ACH}	12		15		ns
t_{AR}	38		45		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAH}	8		10		ns
t_{CAS}	8	10,000	10	10,000	ns
t_{CLCH}	5		5		ns
t_{CP}	8		10		ns
t_{CRP}	5		5		ns
t_{CSH}	38		45		ns
t_{CWL}	8		10		ns
t_{DH}	8		10		ns
t_{DS}	0		0		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{PC}	20		25		ns
t_{RAD}	9		12		ns
t_{RAH}	9		10		ns
t_{RASP}	50	125,000	60	125,000	ns
t_{RCD}	11		14		ns
t_{RP}	30		40		ns
t_{RSH}	13		15		ns
t_{RWL}	13		15		ns
t_{WCH}	8		10		ns
t_{WCR}	38		45		ns
t_{WCS}	0		0		ns
t_{WP}	5		5		ns

The diagram illustrates the timing relationships for a 2D array memory device. The signals and their timing parameters are as follows:

- RAS#**: V_{IH} , V_{IL} . Timing parameters: t_{RASP} (total RAS pulse width), t_{CRP} (RAS to CAS delay), t_{RCD} (RAS to CAS delay), t_{CAS} (CAS pulse width), t_{CLCH} (CAS to CLCH delay), t_{PC} (CAS to PC delay), t_{RSH} (RAS to SH delay), t_{CP} (CAS to CP delay).
- CASL#/CASH#**: V_{IH} , V_{IL} . Timing parameters: t_{CRP} (RAS to CAS delay), t_{RCD} (RAS to CAS delay), t_{CAS} (CAS pulse width), t_{CLCH} (CAS to CLCH delay), t_{PC} (CAS to PC delay), t_{RSH} (RAS to SH delay), t_{CP} (CAS to CP delay).
- ADDR**: V_{IH} , V_{IL} . Timing parameters: t_{ASR} (RAS to ASR delay), t_{RAD} (RAS to RAD delay), t_{ASC} (RAS to ASC delay), t_{CAH} (RAS to CAH delay), t_{RWD} (RAS to RWD delay), t_{RCS} (RAS to RCS delay), t_{CWL} (RAS to CWL delay), t_{WP} (RAS to WP delay), t_{AWD} (RAS to AWD delay), t_{CWD} (RAS to CWD delay), t_{AA} (RAS to AA delay), t_{DH} (RAS to DH delay), t_{CPA} (RAS to CPA delay), t_{DS} (RAS to DS delay), t_{CAC} (RAS to CAC delay), t_{CLZ} (RAS to CLZ delay), t_{OE} (RAS to OE delay), t_{OD} (RAS to OD delay), t_{OEh} (RAS to OEh delay).
- WE#**: V_{IH} , V_{IL} . Timing parameters: t_{ASR} (RAS to ASR delay), t_{RAD} (RAS to RAD delay), t_{ASC} (RAS to ASC delay), t_{CAH} (RAS to CAH delay), t_{RWD} (RAS to RWD delay), t_{RCS} (RAS to RCS delay), t_{CWL} (RAS to CWL delay), t_{WP} (RAS to WP delay), t_{AWD} (RAS to AWD delay), t_{CWD} (RAS to CWD delay), t_{AA} (RAS to AA delay), t_{DH} (RAS to DH delay), t_{CPA} (RAS to CPA delay), t_{DS} (RAS to DS delay), t_{CAC} (RAS to CAC delay), t_{CLZ} (RAS to CLZ delay), t_{OE} (RAS to OE delay), t_{OD} (RAS to OD delay), t_{OEh} (RAS to OEh delay).
- DQ**: V_{IOH} , V_{IOL} . Timing parameters: t_{ASR} (RAS to ASR delay), t_{RAD} (RAS to RAD delay), t_{ASC} (RAS to ASC delay), t_{CAH} (RAS to CAH delay), t_{RWD} (RAS to RWD delay), t_{RCS} (RAS to RCS delay), t_{CWL} (RAS to CWL delay), t_{WP} (RAS to WP delay), t_{AWD} (RAS to AWD delay), t_{CWD} (RAS to CWD delay), t_{AA} (RAS to AA delay), t_{DH} (RAS to DH delay), t_{CPA} (RAS to CPA delay), t_{DS} (RAS to DS delay), t_{CAC} (RAS to CAC delay), t_{CLZ} (RAS to CLZ delay), t_{OE} (RAS to OE delay), t_{OD} (RAS to OD delay), t_{OEh} (RAS to OEh delay).
- OE#**: V_{IH} , V_{IL} . Timing parameters: t_{ASR} (RAS to ASR delay), t_{RAD} (RAS to RAD delay), t_{ASC} (RAS to ASC delay), t_{CAH} (RAS to CAH delay), t_{RWD} (RAS to RWD delay), t_{RCS} (RAS to RCS delay), t_{CWL} (RAS to CWL delay), t_{WP} (RAS to WP delay), t_{AWD} (RAS to AWD delay), t_{CWD} (RAS to CWD delay), t_{AA} (RAS to AA delay), t_{DH} (RAS to DH delay), t_{CPA} (RAS to CPA delay), t_{DS} (RAS to DS delay), t_{CAC} (RAS to CAC delay), t_{CLZ} (RAS to CLZ delay), t_{OE} (RAS to OE delay), t_{OD} (RAS to OD delay), t_{OEh} (RAS to OEh delay).

Legend:

- DON'T CARE
- UNDEFINED

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t AWD	42		49		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLCH	5		5		ns
^t CLZ	0		0		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t CWD	28		35		ns
^t CWL	8		10		ns
^t DH	8		10		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
^t DS	0		0		ns
^t OD	0	12	0	15	ns
^t OE		12		15	ns
^t OE _H	8		10		ns
^t PC	20		25		ns
^t PRWC	47		56		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWD	67		79		ns
^t RWL	13		15		ns
^t WP	5		5		ns

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.

The diagram illustrates the timing relationships between several DRAM control and data signals:


- RAS#**: Row Address Strobe. High (V_{IH}) or Low (V_{IL}). Key timing parameters include t_{CRP} , t_{RCD} , t_{CAS} , t_{CLCH} , t_{CP} , t_{PC} , t_{RSR} , and t_{RP} .
- CAS#/CASH#**: Column Address Strobe / Column Address Latch Enable. High (V_{IH}) or Low (V_{IL}). Key timing parameters include t_{RAD} , t_{RAH} , t_{ASC} , t_{CAH} , t_{ACH} , and t_{CAH} .
- ADDR**: Address bus. Shows sequences for ROW, COLUMN (A), COLUMN (B), COLUMN (N), and another ROW. Key timing parameters include t_{ASR} , t_{AR} , t_{RCS} , t_{RCH} , t_{WCS} , and t_{WCH} .
- WE#**: Write Enable. High (V_{IH}) or Low (V_{IL}). Key timing parameters include t_{AA} , t_{CAC} , t_{CPA} , t_{COH} , t_{WHZ} , t_{DS} , and t_{DH} .
- DQ**: Data bus. Shows OPEN state followed by VALID DOUT and VALID DIN states. Key timing parameters include t_{OE} , t_{WHZ} , t_{DS} , and t_{DH} .
- OE#**: Output Enable. High (V_{IH}) or Low (V_{IL}). Key timing parameter is t_{OE} .

A legend at the bottom right indicates that hatched areas represent "DON'T CARE" and cross-hatched areas represent "UNDEFINED".

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLCH	5		5		ns
^t COH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t DH	8		10		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
^t DS	0		0		ns
^t OE		12		15	ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t WCH	8		10		ns
^t WCS	0		0		ns
^t WHZ	0	12	0	15	ns

READ CYCLE (with WE#-controlled disable)




TIMING PARAMETERS


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		25		30	ns
t_{AR}	38		45		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAC}		13		15	ns
t_{CAH}	8		10		ns
t_{CAS}	8	10,000	10	10,000	ns
t_{CLCH}	5		5		ns
t_{CLZ}	0		0		ns
t_{CP}	8		10		ns
t_{CRP}	5		5		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{CSH}	38		45		ns
t_{OD}	0	12	0	15	ns
t_{OE}		12		15	ns
t_{RAC}		50		60	ns
t_{RAD}	9		12		ns
t_{RAH}	9		10		ns
t_{RCD}	11		14		ns
t_{RCH}	0		0		ns
t_{RCS}	0		0		ns
t_{WHZ}	0	12	0	15	ns
t_{WPZ}	10		10		ns

RAS#-ONLY REFRESH CYCLE (OE# and WE# = DON'T CARE)



CBR REFRESH CYCLE (Addresses and OE# = DON'T CARE)



DON'T CARE

UNDEFINED


TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{ASR}	0		0		ns
t_{CHR}	8		10		ns
t_{CP}	8		10		ns
t_{CRP}	5		5		ns
t_{CSR}	5		5		ns
t_{RAH}	9		10		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{RAS}	50	10,000	60	10,000	ns
t_{RC}	84		104		ns
t_{RP}	30		40		ns
t_{RPC}	5		5		ns
t_{WRH}	8		10		ns
t_{WRP}	8		10		ns

NOTE: 1. End of first CBR REFRESH cycle.

HIDDEN REFRESH CYCLE (WE# = HIGH; OE# = LOW)




TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		25		30	ns
t_{AR}	38		45		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAC}		13		15	ns
t_{CAH}	8		10		ns
t_{CHR}	8		10		ns
t_{CLZ}	0		0		ns
t_{CRP}	5		5		ns
t_{OD}	0	12	0	15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{OE}		12		15	ns
t_{OFF}	0	12	0	15	ns
t_{ORD}	0		0		ns
t_{RAC}		50		60	ns
t_{RAD}	9		12		ns
t_{RAH}	9		10		ns
t_{RAS}	50	10,000	60	10,000	ns
t_{RCD}	11		14		ns
t_{RP}	30		40		ns
t_{RSH}	13		15		ns

SELF REFRESH CYCLE (Addresses and OE# = DON'T CARE)



TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{CHD}	15		15		ns
t_{CLCH}	5		5		ns
t_{CP}	8		10		ns
t_{CSR}	5		5		ns
t_{RASS}	100		100		μ s

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t_{RP}	30		40		ns
t_{RPC}	5		5		ns
t_{RPS}	90		105		ns
t_{WRH}	8		10		ns
t_{WRP}	8		10		ns

NOTE: 1. Once t_{RASS} (MIN) is met and RAS# remains LOW, the DRAM will enter self refresh mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

Technical drawing of a 50-pin connector. The drawing includes a top view, a side view, and a detail view (DETAIL A).

Top View Dimensions:

- Overall width: $.828$ (21.04)
- Pin pitch (typical): $.029$ (0.75) TYP
- Pin 1 Index: Indicated by a circle and arrow.
- Pin 1 to Pin 25 distance: $.402$ (10.21)
- Pin 25 to Pin 50 distance: $.398$ (10.11)
- Pin 1 to Pin 50 distance: $.822$ (20.88)
- Pin 1 to Pin 25 distance: $.031$ (0.80) TYP
- Pin 25 to Pin 50 distance: $.018$ (0.45) / $.012$ (0.30)


Side View Dimensions:

- Overall height: $.467$ (11.86)
- Pin height: $.459$ (11.66)
- Pin diameter: $.007$ (0.18)
- Pin thickness: $.005$ (0.13)

DETAIL A Dimensions:

- Seating Plane: Indicated by a horizontal line.
- Pin diameter: $.010$ (0.25)
- Pin height: $.008$ (0.20)
- Pin thickness: $.002$ (0.05)
- Pin pitch: $.024$ (0.60)
- Pin thickness: $.016$ (0.40)
- Pin pitch: $.032$ (0.80) TYP

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

42-PIN PLASTIC SOJ (400 mil)


- NOTE:** 1. All dimensions in inches (millimeters) MAX or typical where noted.
MIN
2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992
 Micron is a registered trademark and the Micron logo and the M logos are trademarks of Micron Technology, Inc.