### 1. General description

The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set ( $\overline{nSD}$ ) and ( $\overline{nRD}$ ) inputs, and complementary nQ and nQ outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times

### 2. Features and benefits

- 5 V tolerant inputs for interlacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- · Direct interface with TTL levels
- · Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

# 3. Ordering information


**Table 1. Ordering information** 


Type number	Package			
	Temperature range	Name	Description	Version
74LVC74AD	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74LVC74APW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74LVC74ABQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1
74LVC74ABZ	-40 °C to +125 °C	DHXQFN14	plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package; no leads; 14 terminals; 0.4 mm pitch; body 2 mm × 2 mm × 0.48 mm	SOT8014-1



Dual D-type flip-flop with set and reset; positive-edge trigger

# 4. Functional diagram






#### Dual D-type flip-flop with set and reset; positive-edge trigger

# 5. Pinning information

### 5.1. Pinning



### 5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1RD, 2RD	1, 13	asynchronous reset-direct input (active LOW)
1D, 2D	2, 12	data input
1CP, 2CP	3, 11	clock input (LOW-to-HIGH, edge-triggered)
1SD, 2SD	4, 10	asynchronous set-direct input (active LOW)
1Q, 2Q	5, 9	true output
1 <del>Q</del> , 2 <del>Q</del>	6, 8	complement output
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

74LVC74A Submit document feedback All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2025. All rights reserved

#### Dual D-type flip-flop with set and reset; positive-edge trigger

## 6. Functional description

#### **Table 3. Function table**

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care$ 

				Output	
nSD	nRD	nCP	nD	nQ	nQ
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н
Н	Н	L	Х	nQ	nQ

#### Table 4. Function table

H = HIGH voltage level; L = LOW voltage level;

 $\uparrow$  = LOW-to-HIGH transition;  $Q_{n+1}$  = state after the next LOW-to-HIGH CP transition

Input		Output			
nSD	nRD	nCP	nD	nQ <sub>n+1</sub>	nQ <sub>n+1</sub>
Н	Н	1	L	L	Н
Н	Н	<b>↑</b>	Н	Н	L

# 7. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V		-	±50	mA
Vo	output voltage		[2]	-0.5	V <sub>CC</sub> + 0.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C				
		SOT108-1 (SO14) SOT402-1 (TSSOP14) SOT762-1 (DHVQFN14)	[3]	-	500	mW
		SOT8014-1 (DHXQFN14)	[4]	-	250	mW

- [1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
- [2] The output voltage ratings may be exceeded if the output current ratings are observed.
- [3] For SOT108-1 (SO14) package: P<sub>tot</sub> derates linearly with 10.1 mW/K above 100 °C. For SOT402-1 (TSSOP14) package: P<sub>tot</sub> derates linearly with 7.3 mW/K above 81 °C. For SOT762-1 (DHVQFN14) package: P<sub>tot</sub> derates linearly with 9.6 mW/K above 98 °C.
- [4] For SOT8014-1 (DHXQFN14) package: Ptot derates linearly with 8.7 mW/K above 121 °C.

Submit document feedback

Product data sheet

Dual D-type flip-flop with set and reset; positive-edge trigger

# 8. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage	for maximum speed performance	1.65	-	3.6	V
		for low-voltage applications	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and	V <sub>CC</sub> = 1.65 V to 2.7 V	0	-	20	ns/V
	fall rate	V <sub>CC</sub> = 2.7 V to 3.6 V	0	-	10	ns/V

### 9. Static characteristics

**Table 7. Static characteristics** 

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C		-40 °C to +125 °C		V V V V V V V V V P P A A A A A A A A A	Unit
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65V <sub>CC</sub>	-	-	0.65V <sub>CC</sub>	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35V <sub>CC</sub>	-	0.35V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	V <sub>CC</sub> - 0.2	-	-	V <sub>CC</sub> - 0.3	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	1.05	-	V
		$I_O = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_O = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_O = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_O = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	output voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	-	0.6	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	-	0.8	V
l <sub>l</sub>	input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μA
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_I$ = $V_{CC}$ or GND; $I_O$ = 0 A	-	0.1	10	-	40	μΑ

### Dual D-type flip-flop with set and reset; positive-edge trigger

Symbol	Parameter	Conditions	-40	-40 °C to +85 °C			-40 °C to +125 °C		
			Min	Typ[1]	Max	Min	Max		
ΔI <sub>CC</sub>		per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V};$ $I_{O} = 0 \text{ A}$	-	5	500	-	5000	μA	
Cı		$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-	4.0	-	-	-	pF	

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

# 10. Dynamic characteristics

**Table 8. Dynamic characteristics** 

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 7.

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation	nCP to nQ, $n\overline{Q}$ ; see Fig. 5 [2]						
	delay	V <sub>CC</sub> = 1.2 V	-	15	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	5.0	10.3	1.0	11.9	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.8	2.9	5.8	1.8	6.7	ns
		V <sub>CC</sub> = 2.7 V	1.0	2.7	6.0	1.0	7.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.6	5.2	1.0	6.5	ns
		nSD to nQ, nQ; see Fig. 6						
		V <sub>CC</sub> = 1.2 V	-	15	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.5	4.0	10.6	0.5	12.2	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	2.4	6.1	1.0	7.1	ns
		V <sub>CC</sub> = 2.7 V	1.0	2.9	6.4	1.0	8.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.2	5.4	1.0	7.0	ns
		nRD to nQ, nQ; see Fig. 6						
		V <sub>CC</sub> = 1.2 V	-	15	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.5	4.1	10.7	0.5	12.4	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	2.4	6.1	1.0	7.1	ns
		V <sub>CC</sub> = 2.7 V	1.0	3.0	6.4	1.0	8.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.2	5.4	1.0	7.0	ns
t <sub>W</sub>	pulse width	clock HIGH or LOW; see Fig. 5						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V	3.3	-	-	4.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.3	1.3	-	4.5	-	ns
		set or reset LOW; see Fig. 6						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V	3.3	-	-	4.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.3	1.7	-	4.5	-	ns

#### Dual D-type flip-flop with set and reset; positive-edge trigger

Symbol	Parameter	Conditions	-40	°C to +85	s °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>rec</sub>	recovery time	set or reset; see Fig. 6						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	-	-	1.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	-	-	1.5	-	ns
		V <sub>CC</sub> = 2.7 V	1.5	-	-	1.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	+1.0	-3.0	-	1.0	-	ns
t <sub>su</sub>	set-up time	nD to nCP; see Fig. 5						
		V <sub>CC</sub> = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.5	-	-	2.5	-	ns
		V <sub>CC</sub> = 2.7 V	2.2	-	-	2.2	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.0	0.8	-	2.0	-	ns
t <sub>h</sub>	hold time	nD to nCP; see Fig. 5						
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.0	-	-	2.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	-	-	1.5	-	ns
		V <sub>CC</sub> = 2.7 V	1.0	-	-	1.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	+1.0	-0.2	-	1.0	-	ns
f <sub>max</sub>	maximum	nCP; see Fig. 5						
	frequency	V <sub>CC</sub> = 1.65 V to 1.95 V	100	-	-	80	-	MHz
		V <sub>CC</sub> = 2.3 V to 2.7 V	125	-	-	100	-	MHz
		V <sub>CC</sub> = 2.7 V	150	-	-	120	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	150	250	-	120	-	MHz
t <sub>sk(o)</sub>	output skew time	V <sub>CC</sub> = 3.0 V to 3.6 V [3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power dissipation	per flip-flop; $V_I$ = GND to $V_{CC}$ [4]						
	capacitance	V <sub>CC</sub> = 1.65 V to 1.95 V	-	12.4	-	-	-	pF
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	16.0	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	19.1	-	-	-	pF
	1					1	1	

Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively. [1]

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts


N = number of inputs switching  $\Sigma(C_L \times V_{CC})^2 \times f_0$  = sum of the outputs

<sup>[2]</sup> 

Typical values are measured at  $T_{amb} = 25^{\circ}$  C and  $V_{CC} = 1.2^{\circ}$ , 1.6 V, 2.5 V, 2.7 V and 3.5 V respectively.  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ . Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu$ W).  $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o})$  where: [3]

#### Dual D-type flip-flop with set and reset; positive-edge trigger

## 10.1. Waveforms and test circuit




The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in Table 9.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig. 5. The clock input (nCP) to output (nQ,  $n\overline{Q}$ ) propagation delays, the clock pulse width, the nD to nCP set-up, the nCP to nD hold times, and the maximum frequency

### Dual D-type flip-flop with set and reset; positive-edge trigger




 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.


Fig. 6. The set (nSD) and reset (nRD) input to output (nQ, nQ) propagation delays, the set and reset pulse widths, and the nRD to nCP recovery time

**Table 9. Measurement points** 

Supply voltage	Input	Input	
V <sub>CC</sub>	V <sub>I</sub>	V <sub>M</sub>	V <sub>M</sub>
1.2 V	V <sub>CC</sub>	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>
2.3 V to 2.7 V	V <sub>CC</sub>	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>
2.7 V	2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V

### Dual D-type flip-flop with set and reset; positive-edge trigger





Test data is given in Table 10.

Definitions for test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

Fig. 7. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	nput I		Load		
V <sub>CC</sub>	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	

#### Dual D-type flip-flop with set and reset; positive-edge trigger

# 11. Package outline




Fig. 8. Package outline SOT108-1 (SO14)

### Dual D-type flip-flop with set and reset; positive-edge trigger




Fig. 9. Package outline SOT402-1 (TSSOP14)

12 / 17

#### Dual D-type flip-flop with set and reset; positive-edge trigger





Fig. 10. Package outline SOT762-1 (DHVQFN14)

Downloaded from Arrow.com.

13 / 17

### Dual D-type flip-flop with set and reset; positive-edge trigger

DHXQFN14: plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package; no leads; 14 terminals; 0.4 mm pitch; body 2 mm x 2 mm x 0.48 mm SOT8014-1 △ z C 2x D A B Е pin 1 index area seating plane  $A_1$ detail X \_ z C 2x // y<sub>1</sub> C pin 1 + w M C A B index area (10x) Εı pin1 8



9

(14x)

mm		0.45 0.42	0.15 (typ)	0.18 0.13	2.0	0.95 0.90	2.0	0.95 0.90	0.4	0.2	0.30 0.25	0.1	0.05	0.1	0.05	0.05	0.05	
																		sot8014-1_po
Outline version		References											European		Issue date			
		IEC			JEDEC		,	JEITA					projection		issue date			
S	OT8014	<b>-</b> -1												E	$\equiv$	<b>(</b>		<del>20-09-18</del> 20-09-22

⊕ u M C A B v M C

Fig. 11. Package outline SOT8014-1 (DHXQFN14)

### Dual D-type flip-flop with set and reset; positive-edge trigger

# 12. Abbreviations

#### **Table 11. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

# 13. Revision history

### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74LVC74A v.13	20250922	Product data sheet	-	74LVC74A v.12			
Modifications:	<ul> <li>Updates ma</li> </ul>	ide to <u>Table 3</u> .					
74LVC74A v.12	20250506	Product data sheet	-	74LVC74A v.11			
Modifications:	Type number	er 74LVC74ABZ (SOT8014	-1/DHXQFN14) a	dded.			
74LVC74A v.11	20240222	Product data sheet	-	74LVC74A v.10			
Modifications:	• <u>Fig. 8, Fig. 9</u> MO-153.	2: Aligned SO and TSSOP	package outline o	lrawings to JEDEC MS-012 and			
74LVC74A v.10	20230824	Product data sheet	-	74LVC74A v.9			
Modifications:	Section 2: E	SD specification updated a	according to the la	itest JEDEC standard.			
74LVC74A v.9	20210820	Product data sheet	-	74LVC74A v.8			
Modifications:	Type number	er 74LVC74ADB (SOT337-	1/SSOP14) remov	ved.			
74LVC74A v.8	20200618	Product data sheet	-	74LVC74A v.7			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Section 1 and Section 2 updated.</li> <li>Table 5: Derating values for P<sub>tot</sub> total power dissipation have been updated.</li> <li>Table 10 corrected (errata).</li> <li>Package outline drawing of SOT762-1 (Fig. 10) updated.</li> </ul>						
74LVC74A v.7	20121120	Product data sheet	-	74LVC74A v.6			
Modifications:	• <u>Table 6, Tab</u>	ole 7, <u>Table 8, Table 9</u> and <u>1</u>	Table 10: values a	dded for lower voltage ranges.			
74LVC74A v.6	20070604	Product data sheet	-	74LVC74A v.5			
74LVC74A v.5	20070525	Product data sheet	-	74LVC74A v.4			
74LVC74A v.4	20030526	Product specification	-	74LVC74A v.3			
74LVC74A v.3	20020618	Product specification	-	74LVC74A v.2			
74LVC74A v.2	19980617	Product specification	-	74LVC74A v.1			
74LVC74A v.1	19980617	Product specification	-	-			

#### Dual D-type flip-flop with set and reset; positive-edge trigger

### 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC74A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2025. All rights reserved

### Dual D-type flip-flop with set and reset; positive-edge trigger

## **Contents**

1.	General description	. 1
	Features and benefits	
3.	Ordering information	.1
4.	Functional diagram	.2
5.	Pinning information	.3
5.1	. Pinning	.3
	Pin description	
	Functional description	
	Limiting values	
8.	Recommended operating conditions	.5
	Static characteristics	
10.	Dynamic characteristics	6
10.	Waveforms and test circuit	. 8
	Package outline	
	Abbreviations	
	Revision history	
13.	Revision instoly	
	Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 22 September 2025

Downloaded from Arrow.com.

17 / 17

<sup>©</sup> Nexperia B.V. 2025. All rights reserved