

FDMF6824B — Extra-Small, High-Performance, High-Frequency DrMOS Module

Benefits

- Ultra-Compact 6x6 mm PQFN, 72% Space-Saving Compared to Conventional Discrete Solutions
- Fully Optimized System Efficiency
- Clean Switching Waveforms with Minimal Ringing
- High-Current Handling

Features

- Over 93% Peak-Efficiency
- High-Current Handling: 55 A
- 3-State 5 V PWM Input Driver
- Skip-Mode SMOD# (Low-Sid Gate in the line of the line
- Thermal Warning Flag. Ove Temp ature Condition
- Driver Outr ____sab. Funct n (DISE# Pin)
- Intern I P Pull-Down for SMOD# and DISB_# puts, Res actively
- ON am. naucior Power Trench® Technology MOS Trail or Clear. Voltage Waterorms and Reduced Ringing.
- C Semiconductor SyncFET^{IM} (Integrated Scholitky Diode) Technology in Cow-Side MOSFET
- Integrated Bootstrap Schoolky Diode
- Adaptive Gate Drive Timing for Shoot-Through Protection
- Under-Voltage Lockout (UVLO)
- Optimized for Switching Frequencies up to 1 MHz
- Low-Profile SMD Package
- ON Semiconductor Green Packaging and RoHS Compliance
- Based on the Intel® 4.0 DrMOS Standard

Description

The XSTM DrMOS family in ON 'emico luctor's next generation, fully optimized, ultra omnist, integrated MOSFET plus driver own stage outton for high-current, high-frequincy, synch nous buch DC-DC applications. The Full 166 of integrates a driver IC, two pow Multiple 165 on a driver IC, two pow Multiple 165 on a driver IC, and a bootstap Schottky diode into a turmal er anced, unit a-compact 6x6mm nac

with a integrated approach, the complete switching point age is optimized with regard to driver and MOS ET dynamic performance, system inductance, and power MOSFET F.D. (CN). XS™ DrMOS uses ON semiconductor's high-performance PowerTrench® MOSFET technology, which dramatically reduces switch ringing, eliminating the need for shubber circuit in most buck convertor applications.

A driver IC with reduced dead times and propagation delays further enhances the performance. A thermal warning function warns of a potential over-temperature situation. The FDMF6824B also incorporates a Skip Mode (SMOD#) for improved light-load efficiency. The FDMF6824B also provides a 3-state 5 V PWM input for compatibility with a wide range of PWM controllers.

Applications

- High-Performance Gaming Motherboards
- Compact Blade Servers, V-Core and Non-V-Core DC-DC Converters
- Desktop Computers, V-Core and Non-V-Core DC-DC Converters
- Workstations
- High-Current DC-DC Point-of-Load Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

Ordering Information

Part Number	Current Rating	Package	Top Mark
FDMF6824B	55 A	40-Lead, Clipbond PQFN DrMOS, 6.0 mm x 6.0 mm Package	FDMF6824B

Typical Application Circuit





Figure 1. Tral Apparation Circuit

DrMOS Block Diagram



Pin Configuration





Figure 3. **Bottom View**



Pin Definitions

D: #	Maria					
Pin #	Name	Description				
1		When AiOL =HIG! the low side driver is the inverse of the PWM input. When SI DD#=LOW, www-side driver is disabled. This pix has a 10 μA internal pull-up current second on add a poise filter copacitor.				
2	\ IN	bic pply. Minimum 1 µF caramic capacitor is recommended from this pin to CGND.				
2	/DRV	P ver for the gate driver. Minimum 14F caramic capacitor is recommended to be connected as use as use sible from this pin to CGND.				
4	всот	Bepistrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect a bootstrap capacitor from this pin to PHASE.				
5, 3, 71	CGND	IC ground Ground return for driver IC.				
6	GH	For manufacturing test only. This pin must float; it must not be connected to any pin.				
	PHASE	Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.				
128	NC	No connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.				
9 - 14, 42	VIN	Power input. Output stage supply voltage.				
15, 29 - 35, 43	VSWH	Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.				
16 – 28	PGND	Power ground. Output stage ground. Source pin of the low-side MOSFET.				
36	GL	For manufacturing test only. This pin must float; it must not be connected to any pin.				
38	THWN#	Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW. THWN# does not disable the module.				
39	DISB#	Output disable. When LOW, this pin disables the power MOSFET switching (GH and GL are held LOW). This pin has a 10 μ A internal pull-down current source. Do not add a noise filter capacitor.				
40	PWM	PWM signal input. This pin accepts a three-state 5 V PWM signal from the controller.				

Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Pa	Min.	Max.	Unit	
V _{CIN}	Supply Voltage	Referenced to CGND	-0.3	6.0	V
V_{DRV}	Drive Voltage	Referenced to CGND	-0.3	6.0	V
V _{DISB#}	Output Disable	Referenced to CGND	-0.3	6.0	V
V_{PWM}	PWM Signal Input	Referenced to CGND	-0.3	6.0	V
V _{SMOD} #	Skip Mode Input	Referenced to CGND	-0.3	6.0	V
V_{GL}	Low Gate Manufacturing Test Pin	Referenced to CGND	15	<u> </u>	V
V _{THWN} #	Thermal Warning Flag	Referenced to CGND	-0	0	Y
V _{IN}	Power Input	Referenced to PGND, CGND	0.3	∠5.0	V
\/	Do atatran Cumulu	Referenced to VSWH, PHASE	-0.2	6.0	V
V_{BOOT}	Bootstrap Supply	Referenced to CGND	-0.3	?5.0	V
\/	Lligh Cata Manufacturing Tast Dis	Referenced to VSWH, 'HAL	-0.3	6.0	V
V_{GH}	High Gate Manufacturing Test Pin	Referenced to C	-0.3	25.0	V
V _{PHS}	PHASE	Reference of to Grant Control of the	-0.3	25.0	V
	Custale Nada Insust	Ref _ =d to F ND, CGND (DC Only)	68	25 0	V
$V_{\sf SWH}$	Switch Node Input	ference to PG _N D, <20 is	-8.0	28.0	V
\/	Do status Cumulu	Re. rencea .J VDP.V		22.0	V
V _{воот}	Bootstrap Supply	Rei ced to VDRV, <20 ris		25.0	V
I _{THWN#}	THWN# Sink Current	1/2/10/16	-0.1	7.0	mA
	Outrot Course (1)	f _{SW} = 30() itHz, V _{IN} = 12 V, V _O =1.7 V		55	^
$I_{O(AV)}$	Output Curre (1)	1 _{cw} = 1 MHz, V _N =12 V, V ₂ =1.2 V		50	Α
Ө _{ЈРСВ}	Jun J. O.F The nal Resistant	8 11 L. SO.		2.7	°C/W
TA	An perature Range	Olarie	-40	+125	°C
T	aximum / liction Temperature	7/1/2		+150	°C
1 STG	St. rge Temperature Range	TAI	-55	+150	°C
	Human Body Model JESD22-A		1500		V
r O	Electroscalic Discharge Protection	Charged Device Model, JESD22-C101	2500		V

Note:

1. Ican, is rated using ON Servic anductor's DrMOS evaluation board, at T_A = 25°C, with natural convection cooling. This rating is limited by the peak DrMOS temperature, T_J = 150°C, and varies depending on operating conditions and PCB layout. This rating can be changed with different application settings.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
Vcin	Control Circuit Supply Voltage	4.5	5.0	5.5	V
V _{DRV}	Gate Drive Circuit Supply Voltage		5.0	5.5	V
VIN	Output Stage Supply Voltage	3.0	12.0	16.0 ⁽²⁾	V

Note:

 Operating at high V_{IN} can create excessive AC overshoots on the VSWH-to-GND and BOOT-to-GND nodes during MOSFET switching transients. For reliable DrMOS operation, VSWH-to-GND and BOOT-to-GND must remain at or below the Absolute Maximum Ratings shown in the table above. Refer to the "Application Information" and "PCB Layout Guidelines" sections of this datasheet for additional information.

Electrical Characteristics

Typical values are V_{IN} = 12 V, V_{CIN} = 5 V, V_{DRV} = 5 V, and T_A = T_J = +25°C unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Basic Oper	ration	•		•		•
IQ	Quiescent Current	IQ=IVCIN+IVDRV, PWM=LOW or HIGH or Float			2	mA
V _{UVLO}	UVLO Threshold	V _{CIN} Rising	2.9	3.1	3.3	V
V _{UVLO_Hys}	UVLO Hysteresis			0.4		V
PWM Input	(V _{CIN} = V _{DRV} = 5 V ±10%)				I	
R _{UP_PWM}	Pull-Up Impedance	V _{PWM} =5 V		2		kΩ
R _{DN_PWM}	Pull-Down Impedance	V _{PWM} =0 V		10		kΩ
V _{IH_PWM}	PWM High Level Voltage		3.04	3.55	4.05	V
V _{TRI_HI}	3-State Upper Threshold		95	, ₁ 5	3.94	V
V _{TRI_LO}	3-State Lower Threshold		0	1.25	1.52	V
$V_{\text{IL_PWM}}$	PWM Low Level Voltage		0.84	1.15	1.42	V
t _{D_HOLD-OFF}	3-State Shut-Off Time		2	160	200	ns
V _{HiZ_PWM}	3-State Open Voltage		2.20	2.50	2.80	V
PWM Input	(V _{CIN} = V _{DRV} = 5 V ±5%)		-6			-
Rup_pwm	Pull-Up Impedance	VPWN. 5 V	75	10	1	kΩ
R _{DN_PWM}	Pull-Down Impedance	M=C		10		kΩ
V _{IH_PWM}	PWM High Level Voltar	18 Palling	3.22	3.55	3.87	V
V _{TRI_HI}	3-State Upper Thres old	10,00	3.13	3.45	3.77	V
V _{TRI_LO}	3-State Low esi 'd	0/4/2/1/1/4/	1.04	1.25	1.46	V
V _{IL_PWM}	PWM Low evel Voltage	20,00	0.90	1.15	1.36	V
t _{D_HOLD-OFF}	3. au Shu Iff Tir	27 11 50		160	200	ns
V _{HiZ_PWN}	3 on Voltage	-01/18	2.30	2.50	2.70	V
DISP" 'npu	No	C 1/0			I	•
/IH_DISB	h ່າ-Level ໄກອູ້ນ Voltag ៖	XX	2			V
DISP	Low-Level Input Voltage	'A''			0.8	V
I _{Pu}	Pull-Down Carrent			10		μΑ
t _{PD, DISBL}	Propagation Delay	PWM=GND, Delay Between DISB# from HIGH to LOW to GL from HIGH to LOW		25		ns
t-D_DISBH	Propagation Delay	PWM=GND, Delay Between DISB# from LOW to HIGH to GL from LOW to HIGH		25		ns
SMOD# Inp	out	•		•		•
V _{IH_SMOD}	High-Level Input Voltage		2			V
VIL_SMOD	Low-Level Input Voltage				0.8	V
I _{PLU}	Pull-Up Current			10		μA
t _{PD_SLGLL}	Propagation Delay	PWM=GND, Delay Between SMOD# from HIGH to LOW to GL from HIGH to LOW		10		ns
t _{PD_SHGLH}	Propagation Delay	PWM=GND, Delay Between SMOD# from LOW to HIGH to GL from LOW to HIGH		10		ns

Continued on the following page...


Electrical Characteristics

Typical values are V_{IN} = 12 V, V_{CIN} = 5 V, V_{DRV} = 5 V, and T_A = T_J = +25°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Thermal Wa	arning Flag			•	•	
T _{ACT}	Activation Temperature			150		°C
T _{RST}	Reset Temperature			135		°C
R _{THWN}	Pull-Down Resistance	I _{PLD} =5 mA		30		Ω
High-Side D	Driver (f _{SW} = 1000 kHz, I _{OUT} = 3	30 A, T _A = +25°C)				
Rsource_gh	Output Impedance, Sourcing	Source Current=100 mA				Ω
Rsink_gh	Output Impedance, Sinking	Sink Current=100 mA		0.8		Ω
t _{R_GH}	Rise Time	GH=10% to 90%		10		ns
t _{F_GH}	Fall Time	GH=90% to 10%		10		ns
td_deadon	LS to HS Deadband Time	GL Going LOW to GH Going F. `H, 1.0 V GL to 10% GH		15	7	ns
t _{PD_PLGHL}	PWM LOW Propagation Delay	PWM Going LOW to Goin LO. VIL_PWM to 90% C	R	20	30	ns
t _{PD_PHGHH}	PWM HIGH Propagation Delay (SMOD# =0)	PWM Goir 1IGH Gh oing HIGH, VIH_PWM 11 GH ('OD# =0, IL Ls>0)	50	30	O_{L}	ns
t _{PD_TSGHH}	Exiting 3-State Propagation Delay	PWM rom 3- ate) Going HIGH to GH		30		ns
Low-Side D	river (fsw = 1000 kHz Jut -	7 A TA = +25°C)				
Rsource_gl	Output Impedance, urcing	ource Current=100 mA		1		Ω
R _{SINK_GL}	Output Imp Jance, Sin	Sink Current=100 mA		0.5		Ω
t _{R_GL}	Rise Time	GL =10% to 00%		25		ns
t _{F_GL}	F Tim-	GL=90% to 10%		10		ns
to_prooff	IS to IS eadbang Time	SW Coing LOW to GL Going HIGH, 2.2 V SW to 10% GL		15		ns
PHGLL	Pv M-HIGH, Propagation Delay	PWM Going HIGH to GL Going LOW, V. 12 ov M to 90% GL		10	25	ns
t _{PD_T} sGLH	Exiting 3-State Propagation Celay	PWM (From 3-State) Going LOW to GL Going HIGH, V _{IL_PWM} to 10% GL		20		ns
Boot Diode	OR					
VF	Forward-Voltage Drop	I _F =20 mA		0.3		V
VR	Breakdown Voltage	I _R =1 mA	22			V



Test Conditions: $V_{IN}=12 \text{ V}$, $V_{OUT}=1 \text{ V}$, $V_{CIN}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $V_{OUT}=250 \text{ nH}$, $V_{A}=25^{\circ}\text{C}$, and natural convection cooling, unless otherwise specified.







Figure 6. Safe Operating Area



rre . Jr Loss vs. Output Current




figure . Power Loss vs. Switching Frequency




Figure 9. Power Loss vs. Input Voltage





Figure 10. Power Loss vs. Driver Supply Voltage

Figure 11. Power Loss vs. Output Voltage

Test Conditions: $V_{IN}=12 \text{ V}$, $V_{OUT}=1 \text{ V}$, $V_{CIN}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $V_{OUT}=250 \text{ nH}$, $V_{A}=25^{\circ}\text{C}$, and natural convection cooling, unless otherwise specified.






Figure 12. Power Loss vs. Output Inductor

22 | V_{IN} = 12V, V_{OUT} = 1V, F_{SW} = 300kHz, I_{OUT} = 0A | V_{IN} = 12V, V_{OUT} = 1V, F_{SW} = 300kHz, I_{OUT} = 0A | V_{IN} = 12V, V_{OUT} = 1V, F_{SW} = 300kHz, I_{OUT} = 0A | V_{IN} = 0A | V

Fi 13. Dr. Supply Current vs. Switching Free Lency





Fig. .4. Drive: Supply Current vs. Driver Supply Figure 15. Driver Supply Current vs. Output Current Voltage







Figure 16. UVLO Threshold vs. Temperature

Figure 17. PWM Threshold vs. Driver Supply Voltage

Test Conditions: VcIN=5 V, VDRV=5 V, TA=25°C, and natural convection cooling, unless otherwise specified.








Figure 18. PWM Threshold vs. Temperature








'igur/ 20. StaOD# Threshold vs. Ten perature

Figure 21. SMOD# Pull-Up Current vs. Temperature







Figure 22. DISB# Threshold vs. Driver Supply Voltage

Figure 23. DISB# Threshold vs. Temperature

Test Conditions: VcIN=5 V, VDRV=5 V, TA=25°C, and natural convection cooling, unless otherwise specified.






Figure 24. DISB# Pull-Down Current vs. Temperature

2. Boot Diodo Forward Voltage vs. Temperature

Functional Description

The FDMF6824B is a driver-plus-FET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1 MHz.

VCIN and Disable (DISB#)

The VCIN pin is monitored by an Under-Voltage Lockout (UVLO) circuit. When V_{CIN} rises above ~3.1 V, the driver is enabled. When V_{CIN} falls below ~2.7 V, the driver is disabled (GH, GL=0). The driver can also be disabled by pulling the DISB# pin LOW (DISB# < $V_{\text{IL_DISB}}$), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# > $V_{\text{IH_DISB}}$).

Table 1. UVLO and Disable Logic

UVLO	DISB#	Driver State		
0	Х	Disabled (GH, GL=0)		
1	0	Disabled (GH, GL=0)		
1	1	Enabled (see Table 2)		
1	Open	Disabled (GH, C¹ =0)		

Note:

3. DISB# internal pull-down curre . so te i. 10 μA.

Thermal Warning F' .9 (Th 'N#)

The FDMF6824B probles a thermal warning flag (THWN#) to write over temp atture conditions. The thermal warning flag use open drain output that pulls to C ID the reservoir temperature (150°C) is recahed. The TH' N# output returns to a high-integration of the reservoir edge of the condition of the condition of the reservoir edge of the condition o




Figure 26. THWN Operation

Three-State PWM Input

The FDMF6824B incorporates a three-state 5 V PWM input gate drive design. The three-state gate drive has both logic HIGH level and LOW level, along with a three-state shutdown window. When the PWM input signal enters and remains within the three-state window for a defined hold-off time (td_HOLD-OFF), both GL and GH are pulled LOW. This enables the gate drive to shut down both high-side and low-side MOSFETs to support features such as phase shedding is common on multi-phase voltage regulators.

Exiting Three-Stat Condit n

When exiting a valuate ree-stal condition, the FDMF6824B follow the WM put command. If the PWM input g is from the cate to LOV, the low-side MOSFET is to ed on If the PV/M input goes from three-state in Figure 27. The FDMF6824B is ignerallows or short propagation (e'ays when exiting the three-state window (see Electrical Characteristics).

Low-Side Priver

The low-side driver (GL) is designed to drive a ground-referenced, low-Rocion, N-channel MOSFET. The bias for CL is internally connected between the VDRV and CGND pins. When the driver is enabled, the driver's output is 180° out of phase with the PWM input. When the driver is ulsabled (DISB#=0 V), GL is held LOW.

High-Side Driver


The high-side driver (GH) is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit consisting of the internal Schottky diode and external bootstrap capacitor (CBOOT). During startup, VSWH is held at PGND, allowing CBOOT to charge to VDRV through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of the high-side MOSFET (Q1). During this transition, the charge is removed from CBOOT and delivered to the gate of Q1. As Q1 turns on, VSWH rises to V_{IN} , forcing the BOOT pin to V_{IN} + V_{BOOT} , which provides sufficient V_{GS} enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to Vswh. Cboot is then recharged to VdRV when Vswh falls to PGND. GH output is in-phase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the three-state window for longer than the three-state hold-off time, to HOLD-OFF.

Adaptive Gate Drive Circuit

The driver IC advanced design ensures minimum MOSFET dead-time, while eliminating potential shoot-through (cross-conduction) currents. It senses the state of the MOSFETs and adjusts the gate drive adaptively to ensure they do not conduct simultaneously. Figure 27 provides the relevant timing waveforms. To prevent overlap during the LOW-to-HIGH switching transition (Q2 off to Q1 on), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes

HIGH, Q2 begins to turn off after a propagation delay (t_{PD_PHGLL}). Once the GL pin is discharged below 1.0 V, Q1 begins to turn on after adaptive delay t_{D_DEADON} .

To preclude overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the GH-to-PHASE pin pair. When the PWM signal goes LOW, Q1 begins to turn off after a propagation delay (tpd_PLGHL). Once the voltage across GH-to-PHASE falls below 2.2 V, Q2 begins to turn on after adaptive delay td_DEADOFF.






Figure 27. PWM and 3-StateTiming Diagram

Skip Mode (SMOD#)

The Skip Mode function allows for higher converter efficiency when operated in light-load conditions. When SMOD# is pulled LOW, the low-side MOSFET gate signal is disabled (held LOW), preventing discharge of the output capacitors as the filter inductor current attempts reverse current flow – known as "Diode Emulation" Mode.

When the SMOD# pin is pulled HIGH, the synchronous buck converter works in Synchronous Mode. This mode allows for gating on the Low Side MOSFET. When the SMOD# pin is pulled LOW, the low-side MOSFET is gated off. If the SMOD# pin is connected to the PWM controller, the controller can actively enable or disable SMOD# when the controller detects light-load condition from output current sensing. Normally this pin is active LOW. See Figure 28 for timing delays.

Table 2. SMOD# Logic

DISB#	PWM	SMOD#	GH	GL
0	X	X	0	0
1	3-State	X	0	0 (5)
1	0	0	1	0
1	1	0	1	0
1	0	1	0	1
1	1	1	0	0

Note:

4. The SMOD# feature is intended to have a short pragatic delibetween the SMOD# signal and the low-side FET VGS response time to control diode emulation in a cycloby-cycle basis.




Figure 28. SMOD# Timing Diagram

Application Information

Supply Capacitor Selection

For the supply inputs (V_{CIN}), a local ceramic bypass capacitor is recommended to reduce noise and to supply the peak current. Use at least a 1 μ F X7R or X5R capacitor. Keep this capacitor close to the VCIN pin and connect it to the GND plane with vias.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (C_{BOOT}), as shown in Figure 30. A bootstrap capacitance of 100 nF X7R or X5R capacitor is usually adequate. A series bootstrap resistor may be needed for specific applications to improve switching noise immunity. The boot resistor may be required when operating above 15 V_{IN} and is effective at controlling the high-side MOSFET turn-on slew rate and V_{SHW} overshoot. R_{BOOT} values from 0.5 to 3.0 Ω are typically effective in reducing VSWH overshoot.

VCIN Filter

The VDRV pin provides power to the gate drive of the high-side and low-side power MOSFET. In most cases, it can be connected directly to VCIN, the pin that provides power to the logic section of the driver. For additional noise immunity, an RC filter can be inserted between the VDRV and VCIN pins. Recommended values would be 10 Ω and 1 μF .

Power Loss and Efficiency

Measurement and Calculation

Refer to Figure 30 for power los. asting athod.

Power loss calculations ...

$$P_{IN}=(V_{IN} \times I_{IN}) + (V_{C} \times I_{5})^{\prime\prime}$$
 (1)

$$P_{SW}=V_{SW}\times I_{C} \cdot \tau(W) \tag{2}$$

$$P_{OUT}=V_O \quad x \ I_C \quad (W) \tag{3}$$

$$P_{LC} \longrightarrow P_{IN} \longrightarrow (W)$$
 (4)

OSS PARL - POUT (
$$N$$
) (5)
EL NOL ==100 x PSW/PIN (N) (6)

EFF.
$$\ARD=100 \times POUT/PIN (\%)$$
 (7)




Figure 29. Block Diagram With Voln Filter




Figure 30. Power Loss Measurement


PCB Layout Guidelines

Figure 31 and Figure 32 provide an example of a proper layout for the FDMF6824B and critical components. All of the high-current paths, such as VIN, VSWH, VOUT, and GND copper, should be short and wide for low inductance and resistance. This aids in achieving a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

Recommendations for PCB Designers

- Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This helps reduce the high-current power loop inductance and the input current ripple induced by the power MOSFET switching operation.
- 2. The V_{SWH} copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the high-frequency, high-current flow between the DrMOS and inductor. The short and wide traminimizes electrical losses as well as the Dr J temperature rise. Note that the V_{SWH} node is highvoltage and high-frequency switching node witchigh noise potential. Care should be taken coupling to adjacent traces. Sir acts as a heat sink for the lover MOVED ralance using the largest area possil to impove DrMQS cooling while maintain lig accept the maintain lig accept the maintain.
- 3. An output inductor rould to located close to the FDMF6824" to ininition the power loss que to the VswH copp the large should also be taken so the inductor vissipation likes not heat the DrMOS.
- ow Tre he mosfets are used in the outout stage of a effective at minimizing linging due to stroy ching. In most cases, no vsWH anabor is read. If a snubper is used, it should be placed close to the vsWH are PGND placed in the proper size for power dissipation.
- 5. /CIN, VDRV, and COOT capacitors should be placed as close as possible to the VCIN-to-CGND, VDRV-to-CGND, and BOOT-to-PHASE pin pairs to ensure clean and stable power. Routing width and length should be considered as well.
- Include a trace from the PHASE pin to the VSWH pin to improve noise margin. Keep this trace as short as possible.
- 7. The layout should include the option to insert a small-value series boot resistor between the boot capacitor and BOOT pin. The boot-loop size, including RBOOT and CBOOT, should be as small as possible. The boot resistor may be required when operating above 15 V_{IN} and is effective at controlling

- the high-side MOSFET turn-on slew rate and V_{SHW} overshoot. R_{BOOT} can improve noise operating margin in synchronous buck designs that may have noise issues due to ground bounce or high positive and negative V_{SWH} ringing. Inserting a boot resistance lowers the DrMOS efficiency. Efficiency versus noise trade-offs must be considered. R_{BOOT} values from 0.5 Ω to 3.0 Ω are typically effective in reducing V_{SWH} overshoot.
- 8. The VIN and PGND pins handle large current transients with frequency common to greater than 100 MHz. If possible, there pin should be connected directly to the North board GND planes. The use of formal relie facts in series with these pins is directly and since to the power part of the part of the power part of th
 - G 7 p. and PGN') pins should be connected to the 'ND copper plane with multiple vias for stable our ling. Four grounding can create a noise trusient offset voltage 'evel between CGND and PGNE. This could lead to faulty operation of the gate driver and MOSFETs.
- 1) Pinging at the PCO1 pin is most effectively controlled by close placement of the boot capacitor. To not add an additional BOOT to the PGND capacitor. This may lead to excess current flow through the BOOT diode.
- 11. The SMOD# and DISB# pins have weak internal pull-up and pull-down current sources, respectively. These pins should not have any noise filter capacitors. Do not to float these pins unless absolutely necessary.
- 12. Use multiple vias on the VIN and VOUT copper areas to interconnect top, inner, and bottom layers to distribute current flow and heat conduction. Do not put many vias on the VSWH copper to avoid extra parasitic inductance and noise on the switching waveform. As long as efficiency and thermal performance are acceptable, place only one VSWH copper on the top layer and use no vias on the VSWH copper to minimize switch node parasitic noise. Vias should be relatively large and of reasonably low inductance. Critical highfrequency components, such as RBOOT, CBOOT, RC snubber, and bypass capacitors; should be located as close to the respective DrMOS module pins as possible on the top layer of the PCB. If this is not feasible, they can be connected from the backside through a network of low-inductance vias.



P 3 Layo Example (1 γγ View) Figure 31.




Figure 32. PCB Layout Example (Bottom View)

Physical Dimensions





Figure 33. 40-Lead, Clipbond PQFN DrMOS, 6.0x6.0 mm Package

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.



PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative