23

24

2Q8 []

20E

26 2D8

25 25 2LE

SCAS121B - MARCH 1990 - REVISED APRIL 1996

 Members of the Texas Instruments Widebus™ Family 3-State True Outputs 	54AC16373 WD PACKAGE 74AC16373 DL PACKAGE (TOP VIEW)	
 Full Parallel Access for Loading 		
-		
 Flow-Through Architecture Optimizes 	1Q1 2 47 1D1	
PCB Layout	1Q2 3 46 1D2	
 Distributed V_{CC} and GND Pin Configuration 	GND 4 45 GND	
Minimizes High-Speed Switching Noise	1Q3 5 44 1D3	
 EPIC[™] (Enhanced-Performance Implanted 		
CMOS) 1-μm Process	V _{CC} 7 42 V _{CC}	
500-mA Typical Latch-Up Immunity at	1Q5 8 41 1D5	
125°C	1Q6 9 40 1D6	
 Package Options Include Plastic 300-mil 		
Shrink Small-Outline (DL) Packages Using	1Q7 11 38 1D7	
25-mil Center-to-Center Pin Spacings and	1Q8 12 37 1D8	
380-mil Fine-Pitch Ceramic Flat (WD)	2Q1 13 36 2D1	
Packages Using 25-mil Center-to-Center	2Q2 [14 35] 2D2	
Pin Spacings	GND 15 34 GND	
·	2Q3 0 16 33 2D3	
description	2Q4 0 17 32 2D4	
•	V _{CC} 18 31 V _{CC}	
The 'AC16373 are 16-bit transparent D-type	2Q5 [] 19 30 [] 2D5	
latches with 3-state outputs designed specifically	2Q6 🛛 20 29 🛛 2D6	
for driving highly capacitive or relatively	GND 🛛 21 28 🛛 GND	
low-impedance loads. They are particularly	2Q7 🛛 22 27 🗋 2D7	

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16373 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

suitable for implementing buffer registers, I/O

ports, bidirectional bus drivers, and working

registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCAS121B – MARCH 1990 – REVISED APRIL 1996

	FUNCT		BLE
	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀
Н	Х	Х	Z

logic symbol[†]

1 <mark>0E</mark>	1	1EN		
1LE	48	C1		
2 <mark>0E</mark>	24	2EN		
2LE	25	C2		
		Ľ		
1D1	47	1D 1 ⊽	2	1Q1
	46	1D 1 ∇	3	
1D2	44		5	1Q2
1D3	43		6	1Q3
1D4	41		8	1Q4
1D5	40		9	1Q5
1D6	38		11	1Q6
1D7	37		12	1Q7
1D8	36		13	1Q8
2D1	35	2D 2 ▽	14	2Q1
2D2	33		16	2Q2
2D3	32		17	2Q3
2D4	30		19	2Q4
2D5	29		20	2Q5
2D6	23		20	2Q6
2D7				2Q7
2D8	26		23	2Q8


[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Downloaded from Arrow.com.

SCAS121B - MARCH 1990 - REVISED APRIL 1996

logic diagram (positive logic)





To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots -0.5 \text{ V}$ to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCAS121B - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	AC1637	3	74	AC1637	3	UNIT
			MIN NOM MAX		MIN	NOM	MAX	UNIT	
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		$V_{CC} = 3 V$	2.1			2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 5.5 V$	3.85			3.85			
		$V_{CC} = 3 V$			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		510	1.35			1.35	V
		V _{CC} = 5.5 V		L.	1.65			1.65	
VI	Input voltage		0	4	VCC	0		VCC	V
VO	Output voltage		0	5	VCC	0		VCC	V
		VCC = 3 V	0	2	-4			-4	
ЮН	High-level output current	$V_{CC} = 4.5 V$	RO		-24			-24	mA
		$V_{CC} = 5.5 V$	~		-24			-24	
		$V_{CC} = 3 V$			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _{CC} = 5.5 V			24			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Т	Δ = 25°C	;	54AC1	6373	74AC1	6373	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
		4.5 V	3.94			3.8	4	3.8		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8	1E	4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	35	3.85		
		3 V			0.1	~	0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1	ς Ω	0.1		0.1	
		5.5 V			0.1	20	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	44	0.44		0.44	V
	lot = 24 mA	4.5 V			0.36		0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V					1.65		1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†]Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



4

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		Δ = 25°C 54AC16373		74AC1	6373	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5	5.1	5		ns
t _{su}	Setup time, data before LE \downarrow	1.5		1.5	11r	1.5		ns
th	Hold time, data after LE \downarrow	3		3		3		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC16373		6373	74AC1	6373	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX		
tw	Pulse duration, LE high	4		4	5.4	4		ns	
t _{su}	Setup time, data before LE \downarrow	1.5		1.5	UIE .	1.5		ns	
t _h	Hold time, data after LE \downarrow	2.5		2.5		2.5		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	ן = 25°C	;	54AC1	6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.7	10.6	13.4	3.7	15.1	3.7	15.1	ns
^t PHL	D	ý	4.3	11.3	14	4.3	14.8	4.3	14.8	115
^t PLH	LE	Q	4.6	12.9	15.8	4.6	18.6	4.6	18.6	20
^t PHL	LC	Q	4.5	12.1	14.6	4.5	16.4	4.5	16.4	ns
^t PZH	OE	Q	4.2	11.8	14.8	4.2	17.5	4.2	17.5	ns
^t PZL	ÛE	ý	5.4	16.3	19.8	5.4	22.3	5.4	22.3	115
^t PHZ		Q	4.2	7.9	9.5	4.2	10.2	4.2	10.2	ns
^t PLZ	OE	y y	3.8	7.1	8.9	3.8	9.8	3.8	9.8	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	ς = 25°C	;	54AC1	6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.1	6.7	8.5	3.1	9.7	3.1	9.7	ns
^t PHL	D	ý	3.5	7.3	9.1	3.5	10.1	3.5	10.1	115
^t PLH	LE	Q	3.8	8.2	10.2	3.8	11.9	3.8	11.9	20
^t PHL	LL	Q	3.6	7.8	9.7	3.6	10.9	3.6	10.9	ns
^t PZH		Q	3.5	7.4	9.4	3.5	10.8	3.5	10.8	20
^t PZL	ŌĒ	Q	4.3	9.1	11.3	4.3	12.8	4.3	12.8	ns
^t PHZ	OE	Q	3.9	6.6	8	3.9	8.8	3.9	8.8	ns
^t PLZ	UE	ý	3.7	5.9	7.4	3.7	8.1	3.7	8.1	115


operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
	Power dissipation capacitance per latch	Outputs enabled	C ₁ = 50 pF,	f = 1 MHz	43	рF
Cpd	Power dissipation capacitance per laten	Outputs disabled	CL = 50 pr,		5	рг

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS121B - MARCH 1990 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AC16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AC16373DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AC16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AC16373DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AC16373DLR	SSOP	DL	48	1000	346.0	346.0	49.0


MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated