

AF Control LSI

LC898229XI



WLCSP
6 BUMP
CASE 567UK


Overview

This LSI is Closed-Auto Focus control LSI equipped with hall sensor. It consists of 1 system of feedback circuit and constant current driver. It has also a built-in EEPROM and temperature sensor.

Features

- Built-in Equalizer Circuit Using Digital Operation
 - ◆ AF Control Equalizer Circuit
 - ◆ Any Coefficient can be Specified by 2-wire Serial I/F (TWIF)
- 2-wire Serial Interface (The communication protocol is compatible with I²C)
- Built-in A/D Converter
- Built-in D/A Converter
 - ◆ Hall Offset
 - ◆ Constant Current Bias
- Built-in Hall Sensor
 - ◆ Si Hall Sensor
- Built-in EEPROM
 - ◆ 64byte (16byte/page)
- Built-in OSC
- Built-in Constant Current Driver
 - ◆ 110 mA
- Package
 - ◆ WL-CSP 6-pin (2 x 3pin) , Thickness Max 0.29 mm, with Backside Coat
 - ◆ Lead-free, Halogen-free
- Supply voltage
 - ◆ V_{DD} (2.6 V to 3.3 V)

DEVICE MARKING INFORMATION




8229= Specific Device Code

Y = Year

M = Month

ZZ = Assembly Lot

PIN LAYOUT



(Top View)

Circuit Name	Number of PINs
Driver	2
Power	2
Logic	2

ORDERING INFORMATION

Device	Package	Shipping [†]
LC898229XI	WLCSP6	4000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, [BRD8011/D](#).

Pin Description

Type	
I	Input
O	Output
B	Bidirection
P	Power supply, GND
NC	Not Connected

2-wire Serial Interface		
SCL	I	2-wire serial interface clock pin
SDA	B	2-wire serial interface data pin

Driver Interface		
OUT1	O	Driver output (to Actuator)
OUT2	O	Driver output (to Actuator)

Power Supply Pin		
V _{DD}	P	Power supply
V _{SS}	P	GND

***Process when Pins are Not Used**

PIN TYPE “O” – Ensure that it is set to OPEN.

PIN TYPE “I” – OPEN is inhibited. Ensure that it is connected to the VDD or VSS even when it is unused.

(Please contact **onsemi** for more information about selection of VDD or VSS.)

PIN TYPE “B” – If you are unsure about processing method on the pin description of pin layout table, please contact us.

Note that incorrect processing of unused pins may result in defects.

DISCONTINUED
THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGN
PLEASE CONTACT YOUR **onsemi**
REPRESENTATIVE FOR INFORMATION

Table 1. ABSOLUTE MAXIMUM RATING (VSS = 0 V)

Item	Symbol	Condition	Rating	Unit
Supply voltage	V _{DD33} max	Ta ≤ 25°C	-0.3~4.6	V
Input/output voltage	V _{I33} , V _{O33}	Ta ≤ 25°C	-0.3~V _{DD33} +0.3	V
Storage ambient temperature	Tstg		-55~125	°C
Operating ambient temperature	Topr		-30~70	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 2. ACCEPTABLE OPERATION RANGE at Ta = -30 ~ 70°C, VSS = 0 V

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD33}	2.6	2.8	3.3	V
Input voltage range	V _{IN}	0		V _{DD33}	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 3. DC CHARACTERISTICS: Input/output level at VSS = 0 V, VDD = 2.6 V ~ 3.3V, Ta = -30 ~ 70°C

Item	Symbol	Condition	Min	Typ	Max	Unit	Applicable Pins
High-level input voltage	V _{IH}	CMOS compliant Schmidt	1.4			V	SCL, SDA
Low-level input voltage	V _{IL}				0.4	V	
Low-level output voltage	V _{OL}	IOL = 2 mA			0.2	V	SDA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. DRIVER OUTPUT (OUT1, OUT2) at VSS = 0 V, VDD = 2.8 V, Ta = 25°C

Item	Symbol	Condition	Min	Typ	Max	Unit	Applicable Pins
Maximum current	I _{full}		105	110	115	mA	OUT1, OUT2

Table 5. NON-VOLATILE MEMORY CHARACTERISTICS

Item	Symbol	Condition	Min	Typ	Max	Unit	Applicable Circuit
Endurance	EN				1000	Cycles	EEPROM
Data retention	RT		10			Years	
Write time	t _{WT}				20	ms	

LC898229XI




Figure 1. Block Diagram

NOTE: Consider capacitance of capacitor between V_{DD} and V_{SS} . According to power source environment, attach an additional capacitor in camera module.




Figure 2. Hall Element Position

NOTE: Please refer to package diagram for each dimension.

The diagram illustrates the timing relationship between the power supply (VDD/VSS) and the I2C bus (SCL/SDA). The VDD signal transitions from a low level to a high level (ramp time t_1), then settles to a steady state (settling time t_2). The VSS signal remains at a constant low level. The SCL/SDA signal shows two high pulses, one during the t_1 ramp-up and another during the t_2 settling period. A break symbol indicates a continuation of the signal. The VDD signal then transitions from the high level to a low level (ramp time t_3), settling at a minimum voltage V_{bot} . The SCL/SDA signal shows a second high pulse during the t_3 ramp-down period.

Figure 3. VDD Supply Timing

It is available to use 2-wire serial interface 5ms later for Power On Reset of VDD.

Item	Symbol	Min	Typ	Max	Unit
V _{DD} turn on time	t1			3	ms
2-wire serial interface start time from VDD on	t2	5			ms
V _{DD} off time	t3	100			ms
Bottom Voltage	V _{bot}			0.1	V

AC Specification

Figure 4 shows interface timing definition and Table 6 shows electric characteristics.




Figure 4. 2-wire Serial Interface Timing Definition

Table 6. ELECTRIC CHARACTERISTICS for 2-wire Serial Interface (AC Characteristics)

Item	Symbol	Pin Name	Fast-mode			Fast-mode Plus			Units
			Min	Typ	Max	Min	Typ	Max	
SCL clock frequency	FSCL	SCL			400			1000	KHz
START condition hold time	$t_{HD, STA}$	SCL, SDA	0.6			0.26			μs
SCL clock Low period	t_{LOW}	SCL	1.3			0.5			μs
SCL clock High period	t_{HIGH}	SCL	0.6			0.26			μs
Setup time for repetition START condition	$t_{SU, STA}$	SCL, SDA	0.6			0.26			μs
Data hold time	$t_{HD, DAT}$	SCL, SDA	0 (Note 1)		0.9	0 (Note 1)			μs
Data setup time	$t_{SU, DAT}$	SCL, SDA	100			50			ns
SDA, SCL rising time	t_r	SCL, SDA			300			120	ns
SDA, SCL falling time	t_f	SCL, SDA			300			120	ns
STOP condition setup time	$t_{SU, STO}$	SCL, SDA	0.6			0.26			μs
Bus free time between STOP and START	t_{BUF}	SCL, SDA	1.3			0.5			μs


1. This LSI is designed for a condition with typ. 20 ns of hold time. If SDA signal is unstable around falling point of SCL signal, please implement an appropriate treatment on board, such as inserting a resistor.




SCALE 4:1

WLCSP6 0.86x1.70x0.265
CASE 567UK
ISSUE A


DATE 22 MAY 2017




TOP VIEW




SIDE VIEW



DETAIL A



BOTTOM VIEW


**RECOMMENDED
SOLDERING FOOTPRINT***


DIMENSIONS: MILLIMETERS

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF CONTACT BALLS.
4. COPLANARITY APPLIES TO SPHERICAL CROWNS OF CONTACT BALLS.
5. DIMENSION b IS MEASURED AT THE MAXIMUM CONTACT BALL DIAMETER PARALLEL TO DATUM C.

MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.24	0.265	0.29
A1	0.04 REF		
A3	0.025 REF		
b	0.12	0.17	0.22
D	0.81	0.86	0.91
E	1.65	1.70	1.75
e	0.40 BSC		

**GENERIC
MARKING DIAGRAM***


- A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON64224G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	WLCSP6 0.86x1.70x0.265	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

