

MOSFET - N-Channel, POWERTRENCH®, DUAL COOL®

40 V, 420 A, 0.56 mΩ

FDMT80040DC

General Description

This N-Channel MOSFET is produced using **onsemi's** advanced POWERTRENCH process. Advancements in both silicon and DUAL COOL package technologies have been combined to offer the lowest $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

Features

- Max $r_{DS(on)} = 0.56 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 64 \text{ A}$
- Max $r_{DS(on)} = 0.9 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 47 \text{ A}$
- Advanced Package and Silicon Combination for Low r_{DS(on)} and High Efficiency
- Next Generation Enhanced Body Diode Technology, Engineered for Soft Recovery
- Low Profile 8x8 mm MLP Package
- MSL1 Robust Package Design
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and RoHS Compliant

Typical Applications

- OringFET/Load Switching
- Synchronous Rectification
- DC-DC Conversion






qoT

Bottom

TDFNW8 8.3x8.4, 2P (DUAL COOL, OPTION 2) CASE 507AR


MARKING DIAGRAM



80040 = Device Code

A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

ELECTRICAL CONNECTION



N-Channel MOSFET

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter				Rating	Unit
V_{DS}	Drain to Source \	Voltage			40	V
V_{GS}	Gate to Source V	/oltage			±20	V
I _D	Drain Current	-Continuous	T _C = 25°C	(Note 5)	420	Α
		-Continuous	T _C = 100°C	(Note 5)	265	
		-Continuous	T _A = 25°C	(Note 1a)	64	
		-Pulsed		(Note 4)	2644	
E _{AS}	Single Pulse Ava	lanche Energy		(Note 3)	2773	mJ
P_{D}	Power Dissipation	n	T _C = 25°C		156	W
	Power Dissipation	n	T _A = 25°C	(Note 1a)	3.2	
T _J , T _{STG}	Operating and St	orage Junction Temper	ature Range		−55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter		Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Top Source)	1.6	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	0.8	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	15	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	21	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	9	

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Shipping [†]
80040	FDMT80040DC	TDFNW8 8.3x8.4, 2P, (DUAL COOL, OPTION 2)	13"	13.3 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
OFF CHAP	RACTERISTICS		•	•	•	•	
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40	_	-	٧	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	21	-	mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	10	μΑ	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA	
ON CHAR	ACTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	2.7	4.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	-9	-	mV/°C	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 64 A	-	0.44	0.56	mΩ	
		V _{GS} = 6 V, I _D = 47 A	-	0.63	0.9	1	
		V _{GS} = 10 V, I _D = 64 A, T _J = 125°C	-	0.66	0.84	1	
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 64 A	-	278	_	S	
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 20 V, V _{GS} = 0 V, f = 1 MHz	-	18650	26110	pF	
C _{oss}	Output Capacitance]	-	5540	7760	pF	
C _{rss}	Reverse Transfer Capacitance]	-	304	1210	pF	
R_g	Gate Resistance		0.1	1.8	3.6	Ω	
SWITCHIN	IG CHARACTERISTICS						
td _(on)	Turn-On Delay Time	V _{DD} = 20 V, I _D = 64 A,	-	63	101	ns	
t _r	Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω	-	62	100		
t _{d(off)}	Turn-Off Delay Time]	-	101	162		
t _f	Fall Time]	-	43	69		
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 20 \text{ V}, I_D = 64 \text{ A}$	-	241	338	nC	
		V _{GS} = 0 V to 6 V, V _{DD} = 20 V, I _D = 64 A	-	149	209		
Q _{gs}	Gate to Source Charge	V _{DD} = 20 V, I _D = 64 A	-	76	-	nC	
Q_{gd}	Gate to Drain "Miller" Charge]	-	35	-	nC	
DRAIN-SC	DURCE DIODE CHARACTERISTICS						
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.6 A (Note 2)	_	0.67	1.1	V	
		V _{GS} = 0 V, I _S = 64 A (Note 2)	-	0.77	1.2	1	
t _{rr}	Reverse Recovery Time	I _F = 64 A, di/dt = 100 A/μs	-	94	151	ns	
Q _{rr}	Reverse Recovery Charge	1	-	219	351	nC	
		•	•			•	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

THERMAL CHARACTERISTICS

Symbol	Parameter		Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Top Source)	1.6	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	0.8	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	14	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	60	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	15	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	21	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	9	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	11	

NOTES:

 R_{θ,JA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{θ,CA} is determined by the user's board design.




a) 38°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 81°C/W when mounted on a minimum pad of 2 oz copper.

- c) Still air, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- d) Still air, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e) Still air, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- f) Still air, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g) .200FPM Airflow, No Heat Sink, 1 in² pad of 2 oz copper
- h) .200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i) .200FPM Airflow, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- j) .200FPM Airflow, 20.9 \times 10.4 \times 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k) .200FPM Airflow, $45.2 \times 41.4 \times 11.7$ mm Aavid Thermalloy Part # 10–L41B–11 Heat Sink, 1 in² pad of 2 oz copper
- l) .200FPM Airflow, $45.2 \times 41.4 \times 11.7$ mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. EAS of 2773 mJ is based on starting T_J = 25°C; N-ch: L = 3 mH, I_{AS} = 43 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% test at L = 0.3 mH, I_{AS} = 93 A.
- 4. Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.


TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)



10 Pulse Duration = 80 μs $V_{GS} = 4.2^{'}V$ Duty Cycle = 0.5% Max to Source On-Resistance 8 Normalized Drain $V_{GS} = 4.5 V$ 4 $V_{GS} = 5 V$ 2 $V_{GS} = 6 V$ $V_{GS} = 10 V$ 0 0 80 160 240 320 ID, Drain Current (A)

Figure 1. On Region Characteristics

Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage







Figure 3. Normalized On Resistance vs. Junction Temperature

Figure 4. On-Resistance vs. Gate to Source Voltage








Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)








Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise noted) (continued)




Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH and DUAL COOL are registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.







TDFNW8 8.30x8.40x0.92, 2.00P

CASE 507AR **ISSUE C**


DATE 29 MAY 2024






NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M, 2009. 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS. OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.





RECOMMENDED LAND PATTERN

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

UNI	IVERSAL	LAND	PAT	TERN'
OI VI			1 / 1	

DIM	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
Α	0.82	0.92	1.02	
A1	0.00	_	0.05	
b	0.90	1.00	1.10	
b1	0.35	0.45	0.55	
С	0.23	0.28	0.33	
D	8.20	8.30	8.40	
D1		8.00 BSC)	
D2	6.80	6.90	7.00	
D3	6.90	7.00	7.10	
D4	4.90	5.05	5.20	
D5	1.85 REF			
Е	8.30	8.40	8.50	
E1		7.90 BSC	;	
E2	5.24	5.34	5.44	
E3	0.25	0.35	0.45	
E4	6.08	6.23	6.38	
E5		1.13 RE	F	
е		2.00 BS	С	
e/2		1.00 BS	С	
e1		2.70 BS	С	
e1/2		1.35 BS	С	
K	1.50	1.57	1.70	
L	0.64	0.74	0.84	
L1	0.67	0.77	0.87	
θ	0°		12°	

DESCRIPTION:	TDFNW8 8.30x8.40x0.92, 2		PAGE 1 OF 2
DOCUMENT NUMBER:	98AON95711G	Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarks of defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the va special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TDFNW8 8.30x8.40x0.92, 2.00P

CASE 507AR ISSUE C

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON95711G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFNW8 8.30x8.40x0.92, 2.00P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

