

# ACT8892

Rev 2, 01-Jul-15

## Advanced Power Management Unit

## **FEATURES**

- Three Step-Down DC/DC Converters
- Four Low-Dropout Linear Regulators
- I<sup>2</sup>C<sup>™</sup> Serial Interface
- Advanced Enable/Disable Sequencing Controller
- **Minimal External Components**
- Tiny 4×4mm TQFN44-32 Package
  - 0.75mm Package Height
  - Pb-Free and RoHS Compliant

## **GENERAL DESCRIPTION**


The ACT8892 is a complete, cost effective, highlyefficient ActivePMUTM power management solution that is ideal for a wide range of high performance portable handheld applications such as tablet or pad devices.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators.

The three DC/DC converters utilize a highefficiency, fixed-frequency (2MHz), current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are highperformance, low-noise, regulators that supply up to 320mA.

The ACT8892 is available in a compact, Pb-Free and RoHS-compliant TQFN44-32 package.

## TYPICAL APPLICATION DIAGRAM





## **TABLE OF CONTENTS**


General Information	p. 01
Functional Block Diagram	p. 03
Ordering Information	p. 04
Pin Configuration	p. 04
Pin Descriptions	p. 05
Absolute Maximum Ratings	p. 07
I <sup>2</sup> C Interface Electrical Characteristics	p. 08
Global Register Map	p. 09
Register and Bit Descriptions	p. 10
System Control Electrical Characteristics	p. 14
Step-Down DC/DC Electrical Characteristics	p. 15
Low-Noise LDO Electrical Characteristics	p. 16
Typical Performance Characteristics	p. 17
System control information	n 22
Control Signals	
Push-Button Control	
Control Sequences	
Functional Description	n 27
I <sup>2</sup> C Interface	
Voltage Monitor and Interrupt	
Thermal Shutdown	
Step-Down DC/DC Regulators	n 28
General Description	
100% Duty Cycle Operation	
Synchronous Rectification	
Soft-Start	
Compensation	
Configuration Options	p. 28
OK[] and Output Fault Interrupt	p. 29
PCB Layout Considerations	
Low-Noise, Low-Dropout Linear Regulators	
General Description	
Output Current Limit	
Compensation	
Configuration Options OK[ ] and Output Fault Interrupt	
PCB Layout Considerations	
TQFN44-32 Package Outline and Dimensions	p. 32




## ORDERING INFORMATION®

PART NUMBER	V <sub>OUT1</sub> /V <sub>STBY1</sub> ®	V <sub>OUT2</sub> /V <sub>STBY2</sub>	V <sub>OUT3</sub> /V <sub>STBY3</sub>	<b>V</b> OUT4	<b>V</b> OUT5	V <sub>OUT6</sub>	<b>V</b> OUT7	PACKAGE	PINS	TEMPERATURE RANGE
ACT8892Q4I134-T	1.8V/1.6V	3.0V/3.0V	1.2V/0.95V	2.8V	3.3V	3.0V	1.5V	TQFN44-32	32	-40°C to +85°C
ACT8892Q4I101-T	3.3V	3.3V	2V	2V	0.6V/ OFF	0.6V/ OFF	0.6V/ OFF	TQFN44-32	32	-40°C to +85°C

- ①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.
- ②: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity is 12,000 units.
- interface, refer to appropriate sections of this datasheet for  $V_{\text{STBYx}}$  setting.




## PIN CONFIGURATION



Thin - QFN (TQFN44-32)



## **FUNCTIONAL BLOCK DIAGRAM**





## **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	OUT1	Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
2	GA	Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible.
3	OUT4	Output Voltage for REG4. Capable of delivering up to 320mA of output current. Connect a $3.3\mu F$ ceramic capacitor from OUT4 to GA. The output is discharged to GA with $1.5k\Omega$ resistor when disabled.
4	OUT5	Output Voltage for REG5. Capable of delivering up to 320mA of output current. Connect a $3.3\mu F$ ceramic capacitor from OUT5 to GA. The output is discharged to GA with $1.5k\Omega$ resistor when disabled.
5	INL45	Power Input for REG4 and REG5. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.
6	INL67	Power Input for REG6 and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.
7	OUT6	Output Voltage for REG6. Capable of delivering up to 320mA of output current. Connect a $3.3\mu F$ ceramic capacitor from OUT6 to GA. The output is discharged to GA with $1.5k\Omega$ resistor when disabled.
8	OUT7	Output Voltage for REG7. Capable of delivering up to 320mA of output current. Connect a $3.3\mu F$ ceramic capacitor from OUT7 to GA. The output is discharged to GA with $1.5k\Omega$ resistor when disabled.
9	nPBIN	Master Enable Input. Drive nPBIN to GA through a $50k\Omega$ resistor to enable the IC, drive nPBIN directly to GA to assert a manual reset condition. Refer to the <i>nPBIN Multi-Function Input</i> section for more information. nPBIN is internally pulled up to $V_{VDDREF}$ through a $35k\Omega$ resistor.
10	PWRHLD	Power Hold Input. Refer to the Control Sequences section for more information.
11	nRSTO	Active Low Reset Output. See the nRSTO Output section for more information.
12	nIRQ	Open-Drain Interrupt Output. nIRQ asserts any time an unmasked fault condition exists or an interrupt occurs. See the <i>nIRQ Output</i> section for more information.
13	nPBSTAT	Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is pushed, and is high-Z otherwise. See the <i>nPBSTAT Output</i> section for more information.
14	GP3	Power Ground for REG3. Connect GA, GP1, GP2, and GP3 together at a single point as close to the IC as possible.
15	SW3	Switching Node Output for REG3. Connect this pin to the switching end of the inductor.
16	VP3	Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible.
17	PWREN	Power Enable Input. Refer to the Control Sequences section for more information.
18	NC1	Not Connected. Not internally connected.
19	OUT3	Output Feedback Sense for REG3. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
20	VSEL	Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage. See the <i>Output Voltage Programming</i> section for more information.
21	SCL	Clock Input for I <sup>2</sup> C Serial Interface.
22	SDA	Data Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of SCL.



## PIN DESCRIPTIONS CONT'D

PIN	NAME	DESCRIPTION
23	VDDREF	Power supply for the internal reference. Connect this pin directly to the system power supply. Bypass VDDREF to GA with a 1µF capacitor placed as close to the IC as possible. Star connection with VP1, VP2 and VP3 preferred.
24	OUT2	Output Feedback Sense for REG2. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
25	NC2	Not Connected. Not internally connected.
26	VP2	Power Input for REG2 and System Control. Bypass to GP2 with a high quality ceramic capacitor placed as close to the IC as possible.
27	SW2	Switching Node Output for REG2. Connect this pin to the switching end of the inductor.
28	GP2	Power Ground for REG2. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible.
29	GP1	Power Ground for REG1. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible.
30	SW1	Switching Node Output for REG1. Connect this pin to the switching end of the inductor.
31	VP1	Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close to the IC as possible.
32	REFBP	Reference Bypass. Connect a 0.047µF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.
EP	EP	Exposed Pad. Must be soldered to ground on PCB.

- 6 -



## **ABSOLUTE MAXIMUM RATINGS®**

PARAMETER	VALUE	UNIT
VP1 to GP1, VP2 to GP2, VP3 to GP3	-0.3 to + 6	V
INL, VDDREF to GA	-0.3 to + 6	V
nPBIN, SCL, SDA, REFBP, PWRHLD, PWREN, VSEL to GA	-0.3 to (V <sub>VDDREF</sub> + 0.3)	V
nRSTO, nIRQ, nPBSTAT to GA	-0.3 to + 6	V
SW1, OUT1 to GP1	-0.3 to (V <sub>VP1</sub> + 0.3)	V
SW2, OUT2 to GP2	-0.3 to (V <sub>VP2</sub> + 0.3)	V
SW3, OUT3 to GP3	-0.3 to (V <sub>VP3</sub> + 0.3)	V
OUT4, OUT5, OUT6, OUT7 to GA	-0.3 to (V <sub>INL</sub> + 0.3)	V
GP1, GP2, GP3 to GA	-0.3 to + 0.3	V
Junction to Ambient Thermal Resistance (θ <sub>JA</sub> )	27.5	°C/W
Operating Ambient Temperature	-40 to 85	°C
Maximum Junction Temperature	125	°C
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

-7-




## I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

( $V_{VP1}$  =  $V_{VP2}$  =  $V_{VP3}$  = 3.6V,  $T_A$  = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	$V_{VDDREF}$ = 3.1V to 5.5V, $T_A$ = -40°C to 85°C			0.35	V
SCL, SDA Input High	$V_{VDDREF}$ = 3.1V to 5.5V, $T_A$ = -40°C to 85°C	1.55			V
SDA Leakage Current				1	μA
SCL Leakage Current			1	2	μΑ
SDA Output Low	I <sub>OL</sub> = 5mA			0.35	V
SCL Clock Period, t <sub>SCL</sub>		1.5			μs
SDA Data Setup Time, t <sub>SU</sub>		100			ns
SDA Data Hold Time, t <sub>HD</sub>		300			ns
Start Setup Time, t <sub>ST</sub>	For Start Condition	100			ns
Stop Setup Time, t <sub>SP</sub>	For Stop Condition	100			ns

Figure 1: I<sup>2</sup>C Compatible Serial Bus Timing





## **GLOBAL REGISTER MAP**

						BITS	<u> </u>			
ООТРОТ	ADDRESS		D7	D6	D5	D4	D3	D2	D1	D0
0)/(0	000	NAME	TRST	nSYSMODE	nSYSLEVMSK	nSYSSTAT	SYSLEV[3]	SYSLEV[2]	SYSLEV[1]	SYSLEV[0]
SYS	0x00	DEFAULT <sup>®</sup>	0	1	0	R	0	1	1	1
CVC	0,01	NAME	Reserved	FRC_ON1	Reserved	Reserved	SCRATCH	SCRATCH	HBRDY	SCRATCH
SYS	0x01	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
REG1	0x20	NAME	Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
REGI	UXZU	DEFAULT <sup>®</sup>	0	0	1	0	0	1	0	0
REG1	0x21	NAME	Reserved	Reserved	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]
REGI	UXZI	DEFAULT <sup>®</sup>	0	0	1	0	0	0	0	0
DEC1	0,422	NAME	ON	PHASE	MODE	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK
REG1	0x22	DEFAULT <sup>®</sup>	0	0	0	0	0	1	SYSLEV[1]	R
REG2	0x30	NAME	Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
REGZ	0.00	DEFAULT <sup>®</sup>	0	0	1	1	0	1	SYSLEV[1]  1 HBRDY 0 VSET1[1] 0 VSET2[1] 0 nFLTMSK 0 VSET2[1] 1 nFLTMSK 0 VSET1[1] 0 VSET2[1] 1 nFLTMSK 0 VSET[1] 0 vSET2[1] 1 nFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 1 nFLTMSK	0
REG2	0x31	NAME	Reserved	Reserved	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]
REGZ	0.001	DEFAULT <sup>®</sup>	0	0	1	1	0	1	1	0
REG2	0x32	NAME	ON	PHASE	MODE	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK
REGZ	0x32	DEFAULT <sup>®</sup>	0	0	0	0	1	0	0	R
REG3	0x40	NAME	Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	2  SYSLEV[1]	VSET1[0]
REGS	0.00	DEFAULT <sup>®</sup>	0	0	0	1	1	0		0
REG3	0x41	NAME	Reserved	Reserved	VSET2[5]	VSET2[4]	0 1 DELAY[1] DELAY[0] nH 1 0 VSET1[3] VSET1[2] V 1 0 VSET2[3] VSET2[2] V 1 1 1 1 DELAY[1] DELAY[0] nH 1 1 VSET[3] VSET2[2] V	VSET2[1]	VSET2[0]	
KEGS	0.41	DEFAULT <sup>®</sup>	0	0	0	0	1	1	SYSLEV[1]  1 HBRDY 0 VSET1[1] 0 VSET2[1] 0 nFLTMSK 0 VSET2[1] 1 nFLTMSK 0 VSET1[1] 0 VSET2[1] 1 nFLTMSK 0 VSET[1] 0 VSET[1] 1 nFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 NFLTMSK 0 VSET[1] 0 NFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 nFLTMSK 0 VSET[1] 1 nFLTMSK	0
REG3	0x42	NAME	ON	PWRSTAT	MODE	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK
KEGS	0,42	DEFAULT <sup>®</sup>	0	0	0	0	1	1	0	R
REG4	0x50	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
NEG4	0,00	DEFAULT <sup>®</sup>	0	0	1	1	0	1	0	0
REG4	0x51	NAME	ON	DIS	LOWIQ	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK
INLO4	0,51	DEFAULT <sup>®</sup>	0	1	0	0	1	0	0	R
REG5	0x54	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
INLUG	0234	DEFAULT <sup>®</sup>	0	0	1	1	1	0	0	1
REG5	0x55	NAME	ON	DIS	LOWIQ	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK
KEGS	0,555	DEFAULT <sup>®</sup>	0	1	0	0	1	0	_	R
REG6	0x60	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
KEGO	0,000	DEFAULT <sup>®</sup>	0	0	1	1	0	1	1	0
REG6	0x61	NAME	ON	DIS	LOWIQ	DELAY[2]	DELAY[1]	DELAY[0]	SYSLEV[1]  1 HBRDY 0 VSET1[1] 0 VSET2[1] 0 nFLTMSK 0 VSET2[1] 1 nFLTMSK 0 VSET1[1] 0 VSET1[1] 0 VSET1[1] 0 VSET1[1] 0 VSET[1] 1 nFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 nFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 1 nFLTMSK 0 VSET[1] 1 nFLTMSK	OK
REGO	UXOT	DEFAULT <sup>®</sup>	0	1	0	0	1	0	0	R
REG7	0x64	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	SYSLEV[1]  1 HBRDY 0 VSET1[1] 0 VSET2[1] 0 nFLTMSK 0 VSET2[1] 1 nFLTMSK 0 VSET1[1] 0 VSET1[1] 0 VSET2[1] 1 nFLTMSK 0 VSET[1] 0 VSET[1] 1 nFLTMSK 0 VSET[1] 0 nFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 0 rFLTMSK 0 VSET[1] 1 nFLTMSK	VSET[0]
KEG/	UXU4	DEFAULT <sup>®</sup>	0	0	0	1	1	1	1	0
REG7	0x65	NAME	ON	DIS	LOWIQ	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK
KEG/	COXU	DEFAULT <sup>®</sup>	0	1	0	0	1	0	0	R

①: Default values of ACT8892Q4I134-T.

②: All bits are automatically cleared to default values when the input power is removed or falls below the system UVLO.



## **REGISTER AND BIT DESCRIPTIONS**

## Table 1:

## **Global Register Map**

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
SYS	0x00	[7]	TRST	R/W	Reset Timer Setting. Defines the reset timeout threshold. See <i>nRSTO Output</i> section for more information.
SYS	0x00	[6]	nSYSMODE	R/W	SYSLEV Mode Select. Defines the response to the SYSLEV voltage detector, 1: Generate an interrupt when $V_{VDDREF}$ falls below the programmed SYSLEV threshold, 0: automatic shutdown when $V_{VDDREF}$ falls below the programmed SYSLEV threshold.
SYS	0x00	[5]	nSYSLEVMSK	R/W	System Voltage Level Interrupt Mask. Disabled interrupt by default, set to 1 to enable this interrupt. See the <i>Programmable System Voltage Monitor</i> section for more information
SYS	0x00	[4]	nSYSSTAT	R	System Voltage Status. Value is 1 when $V_{VDDREF}$ is lower than the SYSLEV voltage threshold, value is 0 when $V_{VDDREF}$ is higher than the system voltage detection threshold.
SYS	0x00	[3:0]	SYSLEV	R/W	System Voltage Detect Threshold. Defines the SYSLEV voltage threshold. See the <i>Programmable System Voltage Monitor</i> section for more information.
SYS	0x01	[7]	=	R	Reserved.
SYS	0x01	[6]	FRC_ON1	R/W	Force-On bit for REG1. Set bit to 1 before entering Hibernate mode to keep REG1 ON during Hibernate. Clear bit to 0 after waking from Hibernate mode.
SYS	0x01	[5:4]	-	R	Reserved.
SYS	0x01	[3:2]	SCRATCH	R/W	Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared upon system shutdown.
SYS	0x01	[1]	HBRDY	R/W	Hibernate Ready Flag. Set bit to 1 before entering Hibernate mode, then read this bit during enable sequence to identify system status: if bit value is 1 the system is waking from Hibernate mode, if bit value is 0 the system is waking from a disabled state.
SYS	0x01	[0]	SCRATCH	R/W	Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared upon system shutdown.
REG1	0x20	[7:6]	-	R	Reserved.
REG1	0x20	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information.
REG1	0x21	[7:6]	-	R	Reserved.
REG1	0x21	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG1	0x22	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG1	0x22	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator.
REG1	0x22	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions.
REG1	0x22	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG1</i> , <i>REG2</i> , <i>REG3 Turn-on Delay</i> section for more information.
REG1	0x22	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.

- 10 -



## **REGISTER AND BIT DESCRIPTIONS CONT'D**

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG1	0x22	[0]	OK	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG2	0x30	[7:6]	-	R	Reserved.
REG2	0x30	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information.
REG2	0x31	[7:6]	-	R	Reserved.
REG2	0x31	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG2	0x32	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG2	0x32	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator.
REG2	0x32	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to powersavings mode under light-load conditions.
REG2	0x32	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the REG1, REG2, REG3 Turn-on Delay section for more information.
REG2	0x32	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG2	0x32	[0]	OK	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG3	0x40	[7:6]	-	R	Reserved.
REG3	0x40	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information.
REG3	0x41	[7:6]	-	R	Reserved.
REG3	0x41	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG3	0x42	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG3	0x42	[6]	PWRSTAT	R/W	Configures regulator behavior with respect to the nPBIN input. Set bit to 0 to enable regulator when nPBIN is asserted.
REG3	0x42	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transition to power-savings mode under light-load conditions.
REG3	0x42	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG1</i> , <i>REG2</i> , <i>REG3 Turn-on Delay</i> section for more information.
REG3	0x42	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG3	0x42	[0]	OK	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG4	0x50	[7:6]	-	R	Reserved.
REG4	0x50	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG4	0x51	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.



## **REGISTER AND BIT DESCRIPTIONS CONT'D**

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG4	0x51	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5k $\Omega$ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG4	0x51	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG4	0x51	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG4	0x51	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG4	0x51	[0]	ОК	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG5	0x54	[7:6]	-	R	Reserved.
REG5	0x54	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG5	0x55	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG5	0x55	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5k $\Omega$ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG5	0x55	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG5	0x55	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG5	0x55	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG5	0x55	[0]	ОК	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG6	0x60	[7:6]	=	R	Reserved.
REG6	0x60	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG6	0x61	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG6	0x61	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5k $\Omega$ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG6	0x61	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG6	0x61	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG6	0x61	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG6	0x61	[0]	OK	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG7	0x64	[7:6]	-	R	Reserved.
REG7	0x64	[5:0]	VSET	R/W	Output Voltage Selection. See the Output Voltage Programming section for more information.
REG7	0x65	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.



## **REGISTER AND BIT DESCRIPTIONS CONT'D**

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG7	0x65	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5k $\Omega$ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG7	0x65	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG7	0x65	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG7	0x65	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG7	0x65	[0]	ОК	R/W	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.

- 13 -

Downloaded from Arrow.com.



## SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.7		5.5	V
UVLO Threshold Voltage	V <sub>VDDREF</sub> Rising	2.2	2.45	2.65	V
UVLO Hysteresis	V <sub>VDDREF</sub> Falling		200		mV
	REG1 Enabled. REG2, REG3, REG4, REG5, REG6 and REG7 Disabled		150		
out Voltage Range  /LO Threshold Voltage  /LO Hysteresis  Vvr  RE  RE  RE  Ipply Current  RE  RE  RE  RE  RE  RE  RE  RE  RE  R	REG1, REG2, REG3 Enabled. REG4 REG5, REG6 and REG7 Disabled		285		
	REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled	200 mV 150			
Shutdown Supply Current	All Regulators Disabled		1.5	3.0	μΑ
Oscillator Frequency		1.8	2	2.2	MHz
Logic High Input Voltage <sup>®</sup>		1.4			V
Logic Low Input Voltage				0.4	V
Leakage Current	$V_{nIRQ} = V_{nRSTO} = 4.2V$			1	μΑ
Low Level Output Voltage <sup>®</sup>	I <sub>SINK</sub> = 5mA			0.35	V
nRSTO Delay			65 <sup>3</sup>		ms
Thermal Shutdown Temperature	Temperature rising		160		°C
Thermal Shutdown Hysteresis			20	_	°C

- 14 -

①: PWRHLD, nHIB, VSEL are logic inputs.

②: nPBSTAT, nIRQ, nRSTO are open drain outputs.

③: Typical value shown. Actual value may vary from 56.3ms to 72.8ms.



## STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25^{\circ}C$ , unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
UVLO Threshold	Input Voltage Rising	2.5	2.6	2.7	V
UVLO Hysteresis	Input Voltage Falling		100		mV
Quiescent Supply Current	Regulator Enabled		65	90	μΑ
Shutdown Current	V <sub>VP</sub> = 5.5V, Regulator Disabled		0	1	μA
O. to t \ / =  t = A = =	V <sub>OUT</sub> ≥ 1.2V, I <sub>OUT</sub> = 10mA	-1%	$V_{NOM}^{\mathbb{O}}$	1%	.,
Output Voltage Accuracy	V <sub>OUT</sub> < 1.2V, I <sub>OUT</sub> = 10mA -2% V <sub>NOM</sub>		$V_{NOM}^{\mathbb{O}}$	2%	V
Line Regulation	$V_{VP} = Max(V_{NOM}^{\circ} + 1, 3.2V) \text{ to } 5.5V$		0.15		%/V
Load Regulation	I <sub>OUT</sub> = 10mA to IMAX <sup>©</sup>		0.0017		%/mA
Power Good Threshold	V <sub>OUT</sub> Rising		93		%V <sub>NOM</sub>
Power Good Hysteresis	V <sub>OUT</sub> Falling		2		%V <sub>NOM</sub>
Ossillator Fraguescy	V <sub>OUT</sub> ≥ 20% of V <sub>NOM</sub>	1.8	2	2.2	MHz
Oscillator Frequency	V <sub>OUT</sub> = 0V		500		kHz
Soft-Start Period			400		μs
Minimum On-Time			75		ns
REG1					
Maximum Output Current		1.15			Α
Current Limit		1.5	1.8	2.1	Α
PMOS On-Resistance	I <sub>SW1</sub> = -100mA		0.16		Ω
NMOS On-Resistance	I <sub>SW1</sub> = 100mA		0.16		Ω
SW1 Leakage Current	$V_{VP1} = 5.5V$ , $V_{SW1} = 0$ or $5.5V$			1	μA
REG2					
Maximum Output Current		1.15			Α
Current Limit		1.5	1.8	2.1	Α
PMOS On-Resistance	I <sub>SW2</sub> = -100mA		0.16		Ω
NMOS On-Resistance	I <sub>SW2</sub> = 100mA		0.16		Ω
SW2 Leakage Current	$V_{VP2} = 5.5V$ , $V_{SW2} = 0$ or $5.5V$			1	μA
REG3					
Maximum Output Current		1.30			Α
Current Limit		1.7	2.1	2.5	Α
PMOS On-Resistance	I <sub>SW3</sub> = -100mA		0.16		Ω
NMOS On-Resistance	I <sub>SW3</sub> = 100mA		0.16		Ω
SW3 Leakage Current	$V_{VP3} = 5.5V, V_{SW3} = 0 \text{ or } 5.5V$		0	1	μA

 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.



## LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

 $(V_{INL} = 3.6V, C_{OUT4} = C_{OUT5} = 1.5 \mu F, C_{OUT6} = C_{OUT7} = 3.3 \mu F, LOWIQ[\ ] = [0], T_A = 25 ^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Operating Voltage Range		2.5		5.5	V	
Output Voltage Assuracy	V <sub>OUT</sub> ≥ 1.2V, T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 10mA	-1%	$V_{NOM}^{\oplus}$	2%	\/	
Output Voltage Accuracy	V <sub>OUT</sub> < 1.2V, T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 10mA	-2%	$V_{NOM}{}^{\scriptscriptstyle{\textcircled{\tiny{1}}}}$	4%	V	
	$V_{INL}$ = Max ( $V_{OUT}$ + 0.5V, 3.6V) to 5.5V		0.05			
Line Regulation	$V_{INL}$ = Max ( $V_{OUT}$ + 0.5V, 3.6V) to 5.5V LOWIQ[] = [1]		0.5		mV/V	
Load Regulation	I <sub>OUT</sub> = 1mA to IMAX <sup>©</sup>		0.08		V/A	
Davis Comple Dais dies Datie	f = 1kHz, I <sub>OUT</sub> = 20mA, V <sub>OUT</sub> =1.2V		75		-ID	
Power Supply Rejection Ratio	f = 10kHz, I <sub>OUT</sub> = 20mA, V <sub>OUT</sub> =1.2V		65		dB	
	Regulator Enabled, LOWIQ[] = [0]		37	60		
Supply Current per Output	Regulator Enabled, LOWIQ[] = [1]		31	52	μΑ	
	Regulator Disabled		0	1		
Soft-Start Period	V <sub>OUT</sub> = 2.9V		140		μs	
Power Good Threshold	V <sub>OUT</sub> Rising		89		%	
Power Good Hysteresis	V <sub>OUT</sub> Falling		3		%	
Output Noise	$I_{OUT}$ = 20mA, f = 10Hz to 100kHz, $V_{OUT}$ = 1.2V		50		$\mu V_{RMS}$	
Discharge Resistance	LDO Disabled, DIS[] = 1		1.5		kΩ	
REG4						
Dropout Voltage®	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		90	180	mV	
Maximum Output Current		320			mA	
Current Limit®	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Stable C <sub>OUT4</sub> Range		3.3		20	μF	
REG5						
Dropout Voltage	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		140	280	mV	
Maximum Output Current		320			mA	
Current Limit	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Stable C <sub>OUT5</sub> Range		3.3		20	μF	
REG6					•	
Dropout Voltage	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		90	180	mV	
Maximum Output Current		320			mA	
Current Limit	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Stable C <sub>OUT6</sub> Range		3.3		20	μF	
REG7		•				
Dropout Voltage	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		140	280	mV	
Maximum Output Current		320			mA	
Current Limit	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Stable C <sub>OUT7</sub> Range		3.3		20	μF	
·	•	•				

 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.


②: IMAX Maximum Output Current.


③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher)


EDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 30% (typ)





 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25$ °C, unless otherwise specified.)













- 17 -





(T<sub>A</sub> = 25°C, unless otherwise specified.)

## Push-Button Response (First Power-Up) CH1 ACT8892-006 CH2 СНЗ CH4 CH1: V<sub>nPBIN</sub>, 2V/div CH2: V<sub>nHIB</sub>, 2V/div CH3: V<sub>nPBSTAT</sub>, 2V/div CH4: V<sub>nRSTO</sub>, 2V/div TIME: 20ms/div nPBIN Resistor = 50kΩ












- 18 -




(T<sub>A</sub> = 25°C, unless otherwise specified.)















(T<sub>A</sub> = 25°C, unless otherwise specified.)














(T<sub>A</sub> = 25°C, unless otherwise specified.)









## SYSTEM CONTROL INFORMATION

## **Control Signals**


#### Enable Inputs

The ACT8892 features a variety of control inputs, which are used to enable and disable outputs depending upon the desired mode of operation. PWREN, PWRHLD are logic inputs, while nPBIN is a unique, multi-function input. Refer to Table 2 for a description of which channels are controlled by each input.

#### nPBIN Multi-Function Input

ACT8892 features the nPBIN multi-function pin, which combines system enable/disable control with a hardware reset function. Select either of the two pin functions by asserting this pin, either through a direct connection to GA, or through a  $50k\Omega$  resistor to GA, as shown in Figure 2.

Figure 2: nPBIN Input



## Manual Reset Function

The second major function of the nPBIN input is to provide a manual-reset input for the processor. To manually-reset the processor, drive nPBIN directly to GA through a low impedance (less than 2.5k $\Omega$ ). When this occurs, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset time-out period expires.

#### nPBSTAT Output

nPBSTAT is an open-drain output that reflects the state of the nPBIN input; nPBSTAT is asserted low whenever nPBIN is asserted, and is high-Z otherwise. This output is typically used as an interrupt signal to the processor, to initiate a software-programmable routine such as operating mode selection or to open a menu. Connect nPBSTAT to an appropriate supply voltage (typically OUT2) through a  $10k\Omega$  or greater resistor.

## nRSTO Output

nRSTO is an open-drain output which asserts low upon startup or when manual reset is asserted via the nPBIN input. When asserted on startup, nRSTO remains low until reset time-out period expires after OUT3 reaches its power-OK threshold. When asserted due to manual-reset, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset time-out period expires.

Connect a  $10k\Omega$  or greater pull-up resistor from nRSTO to an appropriate voltage supply (typically OUT1).

#### nIRQ Output

nIRQ is an open-drain output that asserts low any time an interrupt is generated. Connect a  $10k\Omega$  or greater pull-up resistor from nIRQ to an appropriate voltage supply. nIRQ is typically used to drive the interrupt input of the system processor.

Many of the ACT8892's functions support interruptgeneration as a result of various conditions. These are typically masked by default, but may be unmasked via the I<sup>2</sup>C interface. For more information about the available fault conditions, refer to the appropriate sections of this datasheet.

Note that under some conditions a false interrupt may be generated upon initial startup. For this reason, it is recommended that the interrupt service routine check and validate nSYSLEVMSK[] and nFLTMSK[] bits before processing an interrupt generated by these bits. These interrupts may be validated by nSYSSTAT[], OK[] bits.

### **Push-Button Control**

The ACT8892 is designed to initiate a system enable sequence when the nPBIN multi-function input is asserted. Once this occurs, a power-on sequence commences, as described below. The power-on sequence must complete and the microprocessor must take control (by asserting PWREN or PWRHLD) before nPBIN is de-asserted. If the microprocessor is unable to complete its power-up routine successfully before the user releases the push-button, the ACT8892 automatically shuts the system down. This provides protection against accidental or momentary assertions of the push-button. If desired, longer "push-and-hold" times can be implemented by simply adding an additional time delay before asserting PWREN or PWRHLD.



#### Table 2:

#### **Control Pins**

PIN NAME	OUTPUT
nPBIN	REG1, REG2, REG3
PWRHLD	REG1, REG2, REG3
PWREN	REG4, REG5, REG6, REG7

## **Control Sequences**

The ACT8892 features a variety of control sequences that are optimized for supporting system enable and disable, as well as Sleep mode and Hibernate mode of some application processors.

## Enabling/Disabling Sequence

A typical enable sequence initiates as a result of asserting nPBIN, and begins by enabling REG3. When REG3 reaches its power-OK threshold, nRSTO is asserted low, resetting the microprocessor. REG1 is enabled after REG3 reaches its power-OK threshold for 2ms<sup>©</sup>, REG2 is enabled after REG3 reaches its power-OK threshold for 4ms<sup>©</sup>. If REG3 is above its power-OK threshold when the reset timer expires, nRSTO is de-asserted, allowing the microprocessor to begin its boot sequence. REG4, REG5, REG6 and REG7 can be enabled by asserting PWREN.

During the boot sequence, the processor should read the HBRDY[] bit; if the value of HBRDY[] is 0 then the software should proceed with a typical enable sequence, whereas if the value of HBRDY[] is 1 then the software should proceed with a "wake from Hibernate Mode" routine. See the *Hibernate Mode Sequence* section for more information. During the boot sequence, the microprocessor must assert PWRHLD, holding REG1, REG2 and REG3 to ensure that the system remains powered after nPBIN is released.

Once the power-up routine is completed, the system remains enabled after the push-button is released as long as either PWRHLD or PWREN are asserted high. If the processor does not assert PWRHLD before the user releases the push-button, the boot-up sequence is terminated and all regulators are disabled. This provides protection against "false-enable", when the push-button is accidentally depressed, and also ensures that the system remains enabled only if the processor successfully completes the boot-up sequence.

As with the enable sequence, a typical disable sequence is initiated when the user presses the push-button, which interrupts the processor via the nPBSTAT output. The actual disable sequence is completely software-controlled, but typically

involved initiating various "clean-up" processes before the processor finally de-asserts PWREN first, which disables REG4, REG5, REG6 and REG7, then de-asserts PWRHLD, which disables REG1, REG2 and REG3 after push-button is released, hence shuts the system down.

#### Sleep Mode Sequence

The ACT8892 supports some processors' Sleep mode operation. Once a successful power-up routine has been completed, Sleep mode may be initiated through a variety of software-controlled mechanisms.

Sleep mode is typically initiated when the user presses the push-button during normal operation. Pressing the push-button asserts the nPBIN input, which asserts the nPBSTAT output, which interrupts the processor. In response to this interrupt the processor should de-assert PWREN, disabling REG4, REG5, REG6 and REG7. PWRHLD should remain asserted during Sleep mode so that REG1, REG2 and REG3 remain enabled. When REG1, REG2 and REG3 standby voltage are preset to lower voltages for Sleep mode, the processor could assert VSEL pin when entering Sleep mode so that REG1, REG2 and REG3 outputs lower voltages to reduce power consumption in Sleep mode.

Waking up from Sleep mode is typically initiated when the user presses the push-button again, which asserts nPBSTAT. Processors should respond by asserting PWREN, which turns on REG4, REG5, REG6 and REG7, and de-assert VSEL so that REG1, REG2 and REG3 go back to normal voltages, then normal operation may resume.

### Hibernate Mode Sequence

The ACT8892 supports Hibernate mode of operation for some processors. Once a successful power-up routine is completed, Hibernate mode may be initiated through a variety of software-controlled mechanisms. Hibernate mode is typically initiated when the user presses the push-button during normal operation. Pressing the push-button asserts the nPBIN input, which asserts the nPBSTAT output to interrupt the processor. In

①: Typical value shown, actual delay time may vary from (T-1ms) x 88% to T x 112%, where T is the typical delay time setting.



response to this interrupt the processor should first set the FRC\_ON1[] bit to 1, and the HBRDY[] bit to 1. Then the processor should de-assert PWREN and PWRHLD, disabling REG2, REG3, REG4, REG5, REG6 and REG7.

Waking from Hibernate mode is initiated when the user presses the push-button again. Asserting nPBIN enables REG1, REG2, and REG3. When REG3 reaches its power-OK threshold, nRSTO is asserted low, resetting the microprocessor. REG2 is enabled after REG3 reaches its power-OK threshold for 4ms. Once the reset timer period expires the nRSTO output is de-asserted and the processor initiates a boot-up sequence, during which it should determine the system status by reading the HBRDY[] bit; if the value of HBRDY[] is 0 then the software should proceed with a typical enable sequence, whereas if the value of HBRDY[] is 1 then the software should proceed with a "wake"

from Hibernate Mode" routine. To complete the wake process, the processor should assert PWRHLD, holding REG1, REG2 and REG3 to ensure that the system remains enabled after the push-button is released then set FRC\_ON1[] and HBRDY[] to 0 to complete a full wake-up routine.

#### Disable Sequence

As with the enable sequence, a typical disable sequence is initiated when the user presses the push-button, which interrupts the processor via the nPBSTAT output. The actual disable sequence is completely software-controlled, but typically involved initiating various "clean-up" processes before finally de-assert PWREN and PWRHLD, disabling all regulators and shutting the system down. It is important that FRC\_ON1[] is clear to 0 prior to shutting down the system, otherwise REG1 will remain ON.

Figure 3: Enable/Disable Sequence for ACT8892Q4I134-T






Figure 4: Sleep Mode Sequence ACT8892Q4I134-T






Figure 5: Hibernate Mode Sequence ACT8892Q4I134-T





## Figure 6: Time Sequence ACT8892Q4I101-T



- 26 -

Remark: 1 , Reset signal is triggered by OUT4 output, no PWREN function for standby.

2, the time when enable OUT1~OUT4 is same with when pull on PWRHLD.



## **FUNCTIONAL DESCRIPTION**

## I<sup>2</sup>C Interface

The ACT8892 features an I<sup>2</sup>C interface that allows advanced programming capability to enhance overall system performance. To ensure compatibility with a wide range of system processors, the I<sup>2</sup>C interface supports clock speeds of up to 400kHz ("Fast-Mode" operation) and uses standard I<sup>2</sup>C commands. I<sup>2</sup>C write-byte commands are used to program the ACT8892, and I<sup>2</sup>C read-byte commands are used to read the ACT8892's internal registers. The ACT8892 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a readoperation or a write-operation, [1011011x].

SDA is a bi-directional data line and SCL is a clock input. The master device initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an "Acknowledge" (ACK) bit, used to confirm that the data was transmitted successfully.

For more information regarding the I<sup>2</sup>C 2-wire serial interface, go to the NXP website: http://www.nxp.com.

## Voltage Monitor and Interrupt

## Programmable System Voltage Monitor

The ACT8892 features a programmable systemvoltage monitor, which monitors the voltage at VDDREF and compares it to a programmable threshold voltage. The programmable voltage threshold is programmed by SYSLEV[3:0], as shown in Table 3.

SYSLEV[] is set to 3.0V by default. There is a 200mV rising hysteresis on SYSLEV[ ] threshold such that V<sub>VDDREF</sub> needs to be 3.2V(typ) or higher in order to power up the IC.

The nSYSSTAT[] bit reflects the output of an internal voltage comparator that monitors VDDREF relative to the SYSLEV[] voltage threshold, the value of nSYSTAT[] = 1 when  $V_{VDDREF}$  is lower than the SYSLEV[] voltage threshold, and nSYSTAT[] = 0 when V<sub>VDDREF</sub> is higher than the SYSLEV[] voltage threshold. Note that the SYSLEV[] voltage threshold is defined for falling voltages, and that the comparator produces about 200mV of hysteresis at VDDREF. As a result, once V<sub>VDDREF</sub> falls below the SYSLEV threshold, its voltage must increase by more than about 200mV to clear that condition.

After the IC is powered up, the ACT8892 responds in one of two ways when the voltage at VDDREF falls

below the SYSLEV[] voltage threshold:

1) If nSYSMODE[] = 1 (default case), when system voltage level interrupt is unmasked (nSYSLEVMSK[ ]=1) and  $V_{VDDREF}$  falls below the programmable threshold, the ACT8892 asserts nIRQ, providing a software "under-voltage alarm". The response to this interrupt is controlled by the CPU, but will typically initiate a controlled shutdown sequence either or alert the user that the battery is low. In this case the interrupt is cleared when V<sub>VDDREF</sub> rises up again above the SYSLEV rising threshold and nSYSSTAT[] is read via I<sup>2</sup>C.

2) If nSYSMODE[] = 0, when  $V_{VDDREF}$  falls below the programmable threshold the ACT8892 shuts down, immediately disabling all regulators. This option is useful for implementing a programmable "undervoltage lockout" function that forces the system off when the battery voltage falls below the SYSLEV threshold voltage. Since this option does not support a controlled shutdown sequence, it is generally used as a "fail-safe" to shut the system down when the battery voltage is too low.

Table 3: SYSLEV Falling Threshold

SYSLEV[3:0]	SYSLEV Falling Threshold (Hysteresis = 200mV)
0000	2.3
0001	2.4
0010	2.5
0011	2.6
0100	2.7
0101	2.8
0110	2.9
0111	3.0
1000	3.1
1001	3.2
1010	3.3
1011	3.4
1100	3.5
1101	3.6
1110	3.7
1111	3.8

#### Thermal Shutdown

The ACT8892 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8892 die temperature exceeds 160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).



## STEP-DOWN DC/DC REGULATORS

## **General Description**

The ACT8892 features three synchronous, fixedfrequency, current-mode PWM step down converters that achieve peak efficiencies of up to 97%. REG1 and REG2 are capable of supplying up to 1150mA of output current, while REG3 supports up to 1300mA. These regulators operate with a fixed frequency of 2MHz, minimizing noise in sensitive applications and allowing the use of small external components.

## 100% Duty Cycle Operation

Each regulator is capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the high-side power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

## Synchronous Rectification

REG1, REG2, and REG3 each feature integrated nchannel synchronous rectifiers, maximizing efficiency and minimizing the total solution size and cost by eliminating the need for external rectifiers.

#### Soft-Start

When enabled, each output voltages tracks an internal 400µs soft-start ramp, minimizing input current during startup and allowing each regulator to power up in a smooth, monotonic manner that is independent of output load conditions.

### Compensation

Each buck regulator utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. No compensation design is required; simply follow a few simple guidelines described below when choosing external components.

## Input Capacitor Selection

The input capacitor reduces peak currents and noise induced upon the voltage source. A 4.7µF ceramic capacitor is recommended for each regulator in most applications.

## **Output Capacitor Selection**

For most applications, 22µF ceramic output capacitors are recommended for REG1, REG2 and REG3.

Despite the advantages of ceramic capacitors, care

must be taken during the design process to ensure stable operation over the full operating voltage and temperature range. Ceramic capacitors are available in a variety of dielectrics, each of which exhibits different characteristics that can greatly affect performance over their temperature and voltage ranges.

Two of the most common dielectrics are Y5V and X5R. Whereas Y5V dielectrics are inexpensive and can provide high capacitance in small packages, their capacitance varies greatly over their voltage and temperature ranges and are not recommended for DC/DC applications. X5R and X7R dielectrics are more suitable for output capacitor applications, as their characteristics are more stable over their operating ranges, and are highly recommended.

#### **Inductor Selection**

REG1, REG2, and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. These devices were optimized for operation with 2.2µH inductors, although inductors in the 1.5µH to 3.3µH range can be used. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current by at least 30%.

## **Configuration Options**

## **Output Voltage Programming**

By default, each regulator powers up and regulates to its default output voltage. Output voltage is selectable by setting VSEL pin that when VSEL is low, output voltage is programmed by VSET1[] bits, and when VSEL is high, output voltage is programmed by VSET2[] bits. However, once the system is enabled, each regulator's output voltage may be independently programmed to a different value, typically in order to power consumption of minimize the microprocessor during some operating modes. Program the output voltages via the I<sup>2</sup>C serial interface by writing to the regulator's VSET1[] register if VSEL is low or VSET2[] register if VSEL is high as shown in Table 4.

## Enable / Disable Control

During normal operation, each buck may be enabled or disabled via the I<sup>2</sup>C interface by writing to that regulator's ON[] bit. To enable the regulator set ON[] to 1, to disable the regulator clear ON[] to 0.



## REG1, REG2, REG3 Turn-On Delay

Each of REG1, REG2 and REG3 features a programmable Turn-On Delay which help ensure a reliable qualification. This delay is programmed by DELAY[2:0], as shown in Table 5.

## **Operating Mode**

By default, REG1, REG2, and REG3 each operate in fixed-frequency PWM mode at medium to heavy loads, while automatically transitioning to a proprietary power-saving mode at light loads in order to maximize standby battery life. In applications where low noise is critical, force fixed-frequency PWM operation across the entire load current range, at the expense of light-load efficiency, by setting the MODE[] bit to 1.

## OK[] and Output Fault Interrupt

Each DC/DC features a power-OK status bit that can be read by the system microprocessor via the  $I^2C$  interface. If an output voltage is lower than the power-OK threshold, typically 7% below the programmed regulation voltage, that regulator's OK[] bit will be 0.

If a DC/DC's nFLTMSK[] bit is set to 1, the ACT8892 will interrupt the processor if that DC/DC's output voltage falls below the power-OK threshold. In this case, nIRQ will assert low and remain asserted until the OK[] bit has been read via I<sup>2</sup>C.

## Table 4: REGx/VSET[] Output Voltage Setting

## **PCB Layout Considerations**

High switching frequencies and large peak currents make PC board layout an important part of step-down DC/DC converter design. A good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors.

Step-down DC/DCs exhibit discontinuous input current, so the input capacitors should be placed as close as possible to the IC, and avoiding the use of via if possible. The inductor, input filter capacitor, and output filter capacitor should be connected as close together as possible, with short, direct, and wide traces. The ground nodes for each regulator's power loop should be connected at a single point in a star-ground configuration, and this point should be connected to the backside ground plane with multiple via. The output node for each regulator should be connected to its corresponding OUTx pin through the shortest possible route, while keeping sufficient distance from switching nodes to prevent noise injection. Finally, the exposed pad should be directly connected to the backside ground plane using multiple via to achieve low electrical and thermal resistance.

DEGy/VSET[2:0]	REGx/VSET[5:3]							
REGx/VSET[2:0]	000	001	010	011	100	101	110	111
000	0.600	0.800	1.000	1.200	1.600	2.000	2.400	3.200
001	0.625	0.825	1.025	1.250	1.650	2.050	2.500	3.300
010	0.650	0.850	1.050	1.300	1.700	2.100	2.600	3.400
011	0.675	0.875	1.075	1.350	1.750	2.150	2.700	3.500
100	0.700	0.900	1.100	1.400	1.800	2.200	2.800	3.600
101	0.725	0.925	1.125	1.450	1.850	2.250	2.900	3.700
110	0.750	0.950	1.150	1.500	1.900	2.300	3.000	3.800
111	0.775	0.975	1.175	1.550	1.950	2.350	3.100	3.900



## LOW-NOISE, LOW-DROPOUT LINEAR REGULATORS

## **General Description**

REG4, REG5, REG6 and REG7 are low-noise, low-dropout linear regulators (LDOs) that supply up to 320mA. Each LDO has been optimized to achieve low noise and high-PSRR, achieving more than 65dB PSRR at frequencies up to 10kHz.

## **Output Current Limit**

Each LDO contains current-limit circuitry featuring a current-limit fold-back function. During normal and moderate overload conditions, the regulators can support more than their rated output currents. During extreme overload conditions, however, the current limit is reduced by approximately 30%, reducing power dissipation within the IC.

## Compensation

The LDOs are internally compensated and require very little design effort, simply select input and output capacitors according to the guidelines below.

## Input Capacitor Selection

Each LDO requires a small 1µF ceramic output capacitor for stability. For best performance, each output capacitor should be connected directly between the output and GA pins, as close to the output as possible, and with a short, direct connection. High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

### **Output Capacitor Selection**

Each LDO requires a small 3.3µF ceramic output capacitor for stability. For best performance, each output capacitor should be connected directly between the output and GA pins, as close to the output as possible, and with a short, direct connection. High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

## Configuration Options

### **Output Voltage Programming**

By default, each LDO powers up and regulates to its default output voltage. Once the system is enabled, each output voltage may be independently programmed to a different value by writing to the regulator's VSET[] register via the I<sup>2</sup>C serial interface as shown in Table 4.

#### Enable / Disable Control

During normal operation, each LDO may be

enabled or disabled via the I<sup>2</sup>C interface by writing to that LDO's ON[] bit. To enable the LDO set ON[] to 1, to disable the LDO clear ON[] to 0.

#### REG4, REG5, REG6, REG7 Turn-on Delay

Each of REG4, REG5, REG6 and REG7 features a programmable Turn-on Delay which help ensure a reliable qualification. This delay is programmed by DELAY[2:0], as shown in Table 5.

Table 5: REGx/DELAY[] Turn-On Delay

DELAY[2]	DELAY[1]	DELAY[0]	TURN-ON DELAY
0	0	0	0 ms
0	0	1	2 ms
0	1	0	4 ms
0	1	1	8 ms
1	0	0	16 ms
1	0	1	32 ms
1	1	0	64 ms
1	1	1	128 ms

#### **Output Discharge**

Each of the ACT8892's LDOs features an optional output discharge function, which discharges the output to ground through a  $1.5k\Omega$  resistance when the LDO is disabled. This feature may be enabled or disabled by setting DIS[] via; set DIS[] to 1 to enable this function, clear DIS[] to 0 to disable it.

#### Low-Power Mode

Each of ACT8892's LDOs features a LOWIQ[] bit which, when set to 1, reduces the LDO's quiescent current by about 16%, saving power and extending battery lifetime.

## OK[] and Output Fault Interrupt

Each LDO features a power-OK status bit that can be read by the system microprocessor via the interface. If an output voltage is lower than the power-OK threshold, typically 11% below the programmed regulation voltage, the value of that regulator's OK[] bit will be 0.

If a LDO's nFLTMSK[] bit is set to 1, the ACT8892 will interrupt the processor if that LDO's output voltage falls below the power-OK threshold. In this case, nIRQ will assert low and remain asserted until the OK[] bit has been read via I<sup>2</sup>C.



## **PCB Layout Considerations**

PCB Layout Considerations The ACT8892's LDOs provide good DC, AC, and noise performance over a wide range of operating conditions, and are relatively insensitive to layout considerations. When designing a PCB, however, careful layout is necessary to prevent other circuitry from degrading LDO performance.


A good design places input and output capacitors as close to the LDO inputs and output as possible, and utilizes a star-ground configuration for all regulators to prevent noise-coupling through ground. Output traces should be routed to avoid close proximity to noisy nodes, particularly the SW nodes of the DC/DCs.

REFBP is a filtered reference noise, and internally has a direct connection to the linear regulator controller. Any noise injected onto REFBP will directly affect the outputs of the linear regulators, and therefore special care should be taken to ensure that no noise is injected to the outputs via REFBP. As with the LDO output capacitors, the REFBP bypass capacitor should be placed as close to the IC as possible, with short, direct connections to the star-ground. Avoid the use of via whenever possible. Noisy nodes, such as from the DC/DCs, should be routed as far away from REFBP as possible.

I<sup>2</sup>C<sup>™</sup> is a trademark of NXP.



## **TQFN44-32 PACKAGE OUTLINE AND DIMENSIONS**



SYMBOL		SION IN ETERS	DIMENSION IN INCHES		
	MIN	MAX	MIN	MAX	
Α	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.200		0.008		
b	0.150	0.250	0.006	0.010	
D	4.000 TYP		0.158 TYP		
E	4.000 TYP		0.158 TYP		
D2	2.550	2.800	0.100	0.110	
E2	2.550	2.800	0.100	0.110	
е	0.400 TYP		0.016 TYP		
L	0.250	0.450	0.010	0.018	
R	0.250		0.010		

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales @active-semi.com or visit http://www.active-semi.com.

◆ active-semi is a registered trademark of Active-Semi.