







SN65ALS1176

SLLS295B - APRIL 1998 - REVISED JANUARY 2023

SN65ALS1176 Differential Bus Transceiver

1 Features

- Meets or exceeds the requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU recommendations V.11 and X.27
- Operates at data rates up to 35 MBaud
- Operating temperature range: -25°C to 85°C
- Designed for multipoint transmission on long bus lines in noisy environments
- Low supply-current requirement: 30 mA max
- Wide positive and negative input/output busvoltage ranges
- Thermal-shutdown protection
- Driver positive- and negative-current limiting
- Receiver input hysteresis
- Glitch-free power-up and power-down protection
- Receiver open-circuit fail-safe design
- Package options include plastic small-outline (D) package and (P) DIPs

2 Applications

PROFIBUS

EN1 EN₂ ┚

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Logic Symbol

3 Description

The SN65ALS1176 differential bus transceiver is designed for bidirectional data communication on multipoint bus transmission lines. The device is designed for balanced transmission lines and meets TIA/EIA-422-B, TIA/EIA-485-A, ITU and Recommendations V.11 and X.27.


The SN65ALS1176 combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or V_{CC} = 0. This port features wide positive and negative common-mode voltage ranges, making the device an excellent choice for party-line applications.

The SN65ALS1176 is characterized for operation from 25°C to 85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
SN65ALS1176	D (SOIC)	4.9 mm x 3.91 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	8 Detailed Description11
2 Applications1	8.1 Functional Block Diagram11
3 Description1	8.2 Device Functional Modes11
4 Revision History2	9 Application and Implementation12
5 Pin Configuration and Functions3	9.1 Application Information
6 Specifications4	10 Device and Documentation Support13
6.1 Absolute Maximum Ratings4	10.1 Documentation Support13
6.2 Recommended Operating Conditions4	10.2 Receiving Notification of Documentation Updates 13
6.3 Thermal Information4	10.3 Support Resources13
6.4 Electrical Characteristics - Driver5	10.4 Trademarks13
6.5 Switching Characteristics - Driver5	10.5 Electrostatic Discharge Caution13
6.6 Symbol Equivalents6	10.6 Glossary13
6.7 Electrical Characteristics - Receiver7	11 Mechanical, Packaging, and Orderable
6.8 Switching Characteristics - Receiver7	
7 Parameter Measurement Information8	


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 1999) to Revision B (January 2023)	Page
Changed the document to the latest TI format	1
Deleted the P package option	3
Deleted the Package thermal impedance from the Absolute Maximum Ratings	
Added the Thermal Information table	
Changes from Revision * (April 1998) to Revision A (December 1999)	Page
Changed the document from Product Preview to Production data	1



5 Pin Configuration and Functions



A. The D package is available taped and reeled. Add the suffix R to the device type (for example, SN65ALS1176DR).

Figure 5-1. D Package (Top View)

Table 5-1. Pin Functions

NO	Name	Туре	Description
1	R	0	Receive data output
2	2 RE I		Receiver enable, active low
3	3 DE I		Driver enable, active high
4	4 D I		Driver data input
5	GND	GND	Local device ground
6	Α	I/O	Driver output or receiver input (complementary to B)
7	В	I/O	Driver output or receiver input (complementary to A)
8	8 V _{CC} SUPPLY		4.75-V to 5.25-V supply

Product Folder Links: SN65ALS1176



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	-7	12	V
VI	Enable input voltage		5.5	V
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds)		260	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

6.2 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.75	5	5.25	V
V _I or V _{IC}	Input voltage at any bug terminal (sen	varataly or common mode)			12	V
ALOI AIC	input voitage at any bus terminal (sep	age at any bus terminal (separately or common mode)			-7	V
V _{IH}	High-level input voltage	D, DE, and RE	2			V
V _{IL}	Low-level input voltage	D, DE, and RE			0.8	V
V _{ID}	Differential input voltage ⁽¹⁾				± 12	V
1	High-level output current	Driver			-60	mA
I _{OH}		Receiver			-400	μA
	Low-level output current	Driver			60	m Λ
I _{OL}		Receiver			8	mA
T _A	Operating free-air temperature		-25		85	°C

⁽¹⁾ Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

6.3 Thermal Information

	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
	THERMAL METRIC	8-Pins	ONIT
R _{θJA}	Junction-to-ambient thermal resistance	116.7	°C/W
R _{θJC(top)}	Junction-to-case thermal resistance	56.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.4	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	8.8	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	62.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Product Folder Links: SN65ALS1176

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.



6.4 Electrical Characteristics - Driver

over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = – 18 mA				-1.5	V
Vo	Output voltage	I _O = 0		0		6	V
V _{OD1}	Differential output voltage	I _O = 0		1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω	See Figure 7-1	½ V _{OD1} or 2 ⁽³⁾			V
		R _L = 54 Ω	See Figure 7-1	2.1	2.5	5	V
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V}$	See Figure 7-2	1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage ⁽⁴⁾	$R_L = 54 \Omega \text{ or } 100 \Omega$ So				± 0.2	V
V _{OC}	Common-mode output voltage		See Figure 7-1			3 -1	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽⁴⁾					± 0.2	V
	Output ourrent	Outputs disabled ⁽⁶⁾	V _O = 12 V			1	mA
l ₀	Output current	Outputs disabled (9)	V _O = -7 V			-0.8	mA
I _{IH}	High-level input current	V _I = 2.4 V				20	μA
I _{IL}	Low-level input current	V _I = 0.4 V				-400	μA
		V _O = -4 V				-250	
	01	V _O = 0				-150	
los	Short-circuit output current ⁽⁵⁾	$V_O = V_{CC}$				250	mA
		V _O = 8 V				250	
	Complete summer 4	Natard	Outputs enabled		23	30	Л
I _{CC}	Supply current	No load	Outputs disabled		19	26	mA

- The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
- All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25 ^{\circ}\text{C}$. (2)
- (3) The minimum V_{OD2} with a 100-Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.
 (4) Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from one logic state to the other.
- Duration of the short circuit should not exceed one second for this test.
- This applies for both power on and power off; refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal

6.5 Switching Characteristics - Driver

over recommended ranges of supply voltage and operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{d(OD)}	Differential output delay time	D 54.0				15	ns
t _{sk(p)}	Pulse skew ⁽²⁾	R_L = 54 Ω See Figure 7-3	C _L = 50 pF,		0	2	ns
$t_{t(OD)}$	Differential output transition time	- CCC Figure 7 C	•		8		ns
t _{PZH}	Output enable time to high level	R_L = 110 Ω See Figure 7-4	C _L = 50 pF,			80	ns
t _{PZL}	Output enable time to low level	R_L = 110 Ω See Figure 7-5	C _L = 50 pF,			30	ns
t _{PHZ}	Output disable time from high level	R_L = 110 Ω See Figure 7-4	C _L = 50 pF,			50	ns

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



6.5 Switching Characteristics - Driver (continued)

over recommended ranges of supply voltage and operating free-air temperature range

PARAMETER		R TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLZ}	Output disable time from low level	R_L = 110 Ω See Figure 7-5	C _L = 50 pF,			30	ns

6.6 Symbol Equivalents

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V _O	V_{oa}, V_{ob}	V_{oa}, V_{ob}
V _{OD1}	V _o	V _o
V _{OD2}	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V _{OD3}	None	V _t (test termination measurement 2)
Δ V _{OD}	$ V_t - V_t $	$ V_t - V_t $
V _{oc}	V _{os}	V _{os}
Δ V _{OC}	V _{os} - V _{os}	V _{os} - V _{os}
I _{OS}	$ I_{sa} , I_{sb} $	None
lo	$ I_{xa} , I_{xb} $	I _{ia} , I _{ib}

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

All typical values are at V_{CC} = 5 V, T_A = 25°C Pulse skew is defined as the $|t_{PLH}-t_{PHL}|$ of each channel of the same device.



6.7 Electrical Characteristics - Receiver

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CC	ONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V,	I _O = - 0.4 mA			0.2	V
V_{IT-}	Negative-going input threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.2 ⁽²⁾			V
V_{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})				60		mV
V_{IK}	Enable-input clamp voltage	I _I = – 18 mA				-1.5	V
V _{OH}	High-level output voltage	V _{ID} = 200 mV, SeeFigure 6	I _{OH} = – 400 μA,	2.7			V
V _{OL}	Low-level output voltage	V _{ID} = - 200 mV, See Figure 7-6	I _{OL} = 8 mA,			0.45	V
loz	High-impedance-state output current	V _O = 0.4 V to 2.4	V			± 20	μA
V	Line in mode accompany	Other input = 0	V _I = 12 V			1 -0.8	A
VI	Line input current	V(3)	V _I = -7 V				mA
I _{IH}	High-level-enable input current	V _{IH} = 2.7 V				20	mμA
I _{IL}	Low-level-enable input current	V _{IL} = 0.4 V				-100	μA
r _l	Input resistance			12	20		kΩ
Ios	Short-circuit output current	V _{ID} = 200 mV,	V _O = 0	-15		-85	mA
1	0	NI- II	Outputs enabled		23	30	m A
ICC	Supply current	No load	Outputs disabled		19	26	- mA

- (1) All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- (2) The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.
- (3) This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

6.8 Switching Characteristics - Receiver

over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CONI	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _{pd}	Propagation time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	0 - 45 - 5			25	ns
t _{sk(p)}	Pulse skew ⁽²⁾	See Figure 7-7	C _L = 15 pF,		0	2	ns
t _{PZH}	Output enable time to high level				11	18	ns
t _{PZL}	Output enable time to low level	C _L = 15 pF,	Soo Figure 7.9		11	18	ns
t _{PHZ}	Output disable time from high level		See Figure 7-8			50	ns
t _{PLZ}	Output disable time from low level					30	ns

- (1) All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- (2) Pulse skew is defined as the |t_{PLH}-t_{PHL}| of each channel of the same device.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



7 Parameter Measurement Information




Figure 7-1. Driver V_{OD2} and V_{OC} Test Circuit






Figure 7-2. Driver V_{OD3} Test Circuit



- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- C. $t_{d(OD)} = t_{d(ODH)}$ or $t_{d(ODL)}$.


Figure 7-3. Driver Differential-Output Delay and Transition Times



A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .

Figure 7-4. Driver Enable and Disable Times



- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 O

Figure 7-5. Driver Enable and Disable Times





Figure 7-6. Receiver V_{OH} and V_{OL} Test Circuit




- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.
- C. $t_{pd} = t_{PLH}$ or t_{PHL} .

Figure 7-7. Receiver Propagation-Delay Times

Product Folder Links: SN65ALS1176





- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 7-8. Receiver Output Enable and Disable Times



8 Detailed Description

8.1 Functional Block Diagram




Figure 8-1. Schematics of Inputs and Outputs

8.2 Device Functional Modes

Function Tables

Table 8-1. Driver⁽¹⁾

INPUT	ENABLE	OUTPUTS				
D	DE	Α	В			
Н	Н	Н	L			
L	Н	L	Н			
X	L	Z	Z			

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off).

Table 8-2. Receiver⁽¹⁾

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z
Inputs open	L	Н

Product Folder Links: SN65ALS1176

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off).


9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Typical Application



A. The line should terminate at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 9-1. Typical Application Circuit

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

Downloaded from Arrow.com.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated



www.ti.com 30-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65ALS1176D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-25 to 85	6A1176	
SN65ALS1176DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	6A1176	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Jan-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ALS1176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jan-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	SN65ALS1176DR	SOIC	D	8	2500	356.0	356.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated