

# **Complementary Darlington Power Transistor**

# DPAK For Surface Mount Applications MJD128T4G (PNP)

Designed for general purpose amplifier and low speed switching applications.

#### **Features**

- Monolithic Construction With Built-in Base-Emitter Shunt Resistors
- High DC Current Gain:  $h_{FE} = 2500$  (Typ) @  $I_C = 4.0$  Adc
- Epoxy Meets UL 94 V-0 @ 0.125 in.
- ESD Ratings:
  - ♦ Human Body Model, 3B > 8000 V
  - ♦ Machine Model, C > 400 V
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These are Pb-Free Devices\*

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	120	Vdc
Collector-Base Voltage	V <sub>CB</sub>	120	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5	Vdc
Collector Current Continuous Peak	lc	8 16	Adc
Base Current	I <sub>B</sub>	120	mAdc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	20 0.16	W W/°C
Total Power Dissipation* @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.75 0.014	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	6.25	°C/W
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	71.4	°C/W


These ratings are applicable when surface mounted on the minimum pad sizes recommended.

# SILICON POWER TRANSISTOR 8 AMPERES 120 VOLTS, 20 WATTS



DPAK CASE 369C STYLE 1

#### **MARKING DIAGRAM**



A = Assembly Location

Y = Year WW = Work Week J128 = Device Code G = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MJD128T4G	DPAK (Pb-Free)	2,500/Tape & Reel
NJVMJD128T4G	DPAK (Pb-Free)	2,500/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Sustaining Voltage ( $I_C = 30 \text{ mAdc}, I_B = 0$ )	V <sub>CEO(sus)</sub>	120	-	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 120 Vdc, I <sub>B</sub> = 0)	I <sub>CEO</sub>	_	5	mA
Collector Cutoff Current (V <sub>CB</sub> = 100 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	10	μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	_	2	mAdc
ON CHARACTERISTICS				
DC Current Gain $(I_C = 4 \text{ Adc}, V_{CE} = 4 \text{ Vdc})$ $(I_C = 8 \text{ Adc}, V_{CE} = 4 \text{ Vdc})$	h <sub>FE</sub>	1000 100	12,000	-
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 4 Adc, I <sub>B</sub> = 16 mAdc) (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 80 mAdc)	V <sub>CE(sat)</sub>	- -	2 4	Vdc
Base–Emitter Saturation Voltage (1) $(I_C = 8 \text{ Adc}, I_B = 80 \text{ mAdc})$	V <sub>BE(sat)</sub>	_	4.5	Vdc
Base-Emitter On Voltage (I <sub>C</sub> = 4 Adc, V <sub>CE</sub> = 4 Vdc)	V <sub>BE(on)</sub>	-	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (I <sub>C</sub> = 3 Adc, V <sub>CE</sub> = 4 Vdc, f = 1 MHz)	h <sub>fe</sub>	4	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	C <sub>ob</sub>	-	300	pF
Small-Signal Current Gain (I <sub>C</sub> = 3 Adc, V <sub>CE</sub> = 4 Vdc, f = 1 kHz)	h <sub>fe</sub>	300	_	-

<sup>2.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 1. Power Derating

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. Collector Cut-Off Region Figure 7. Small-Signal Current Gain




Figure 8. Capacitance




Figure 9. Switching Times Test Circuit

Figure 10. Switching Times




Figure 11. Thermal Response




Figure 12. Maximum Forward Bias Safe Operating REA

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





Figure 13. Darlington Schematic







## DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


**DATE 12 AUG 2025** 








MILLIMETERS				
DIM	MIN	NOM	MAX	
А	2.18	2.28	2.38	
A1	0.00		0.13	
b	0.63	0.76	0.89	
b2	0.72	0.93	1.14	
b3	4.57	5.02	5.46	
С	0.46	0.54	0.61	
c2	0.46	0.54	0.61	
D	5.97	6.10	6.22	
E	6.35	6.54	6.73	
е	2.29 BSC			
Н	9.40	9.91	10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
L2	0.51 BSC			
L3	0.89		1.27	
L4			1.01	
Z	3.93			












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

#### NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
  BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT\*

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C **ISSUE J** 

**DATE 12 AUG 2025** 

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code Α = Assembly Location = Wafer Lot L Υ = Year = Work Week ww = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:	ST	YLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATI	E PIN 1. AN	ODE P	IN 1. CATHODE	PIN 1. GATE
<ol><li>COLLE</li></ol>	CTOR 2. DRA	IN 2. CA	THODE	<ol><li>ANODE</li></ol>	2. ANODE
<ol><li>EMITTI</li></ol>	ER 3. SOU	RCE 3. AN	ODE	<ol><li>GATE</li></ol>	<ol><li>CATHODE</li></ol>
4. COLLE	CTOR 4. DRA	IN 4. CA	THODE	4. ANODE	4. ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 8: PIN 1. N/C 2. CATHODE 3. ANODE 4. CATHODE	3. RE	JODE NTHODE ESISTOR ADJUST NTHODE	STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales